A zk-evm specification

Olivier Bégassat, Alexandre Belling, Théodore Chapuis-Chkaiban, Franklin Delehelle, Blazej Kolad, Nicolas Liochon

October 2022

Contents

	6
	6
	6
	7
	10
	11
	11
	12
	14
	14
	14
	15
	15
	15
	16
	16
	16
	19
	19
	19
	20
	$\frac{1}{21}$
	24
	25
	$\frac{-6}{26}$
	01

			20
			. 40
			43
			. 45
			. 46
			. 56
			. 59
			. 63
			68
			. 68
			. 74
			. 74
			. 74 . 76
			. 74 . 76
			. 74 . 76 80 . 80
			. 74 . 76 80 . 80
			. 74 . 76 80 . 80 . 80
			. 74 . 76 . 80 . 80 . 80 . 84
			. 74 . 76 80 . 80 . 80 . 84 . 84
			. 74 . 76 . 80 . 80 . 80 . 84 . 84
			 74 76 80 80 80 84 84 84 85
			 74 76 80 80 80 84 84 84 85
			. 74 . 76 . 80 . 80 . 80 . 84 . 84 . 85 . 86
			 74 76 80 80 80 84 84 84 85 86 86
			. 74 . 76 . 80 . 80 . 80 . 84 . 84 . 85 . 86 . 86
			. 74 . 76 . 80 . 80 . 84 . 84 . 85 . 86 . 86
			. 74 . 76 . 80 . 80 . 80 . 84 . 84 . 85 . 86 . 86 . 87 . 87
			. 74 . 76 . 80 . 80 . 80 . 84 . 84 . 85 . 86 . 86 . 87 . 87 . 87
			. 74 . 76 . 80 . 80 . 80 . 84 . 84 . 85 . 86 . 86 . 87 . 87 . 87
			. 74 . 76 . 80 . 80 . 80 . 84 . 84 . 85 . 86 . 86 . 87 . 87 . 88 . 88 . 88
			. 744 . 766 . 800 . 800 . 800 . 804 . 844 . 845 . 866 . 867 . 877 . 878 . 888 . 888 . 888 . 888 . 888
			. 744 . 766 . 800 . 800 . 800 . 804 . 844 . 844 . 856 . 866 . 867 . 877 . 878 . 888 . 888 . 889
			. 744 . 766 . 800 . 800 . 800 . 844 . 844 . 856 . 866 . 876 . 877 . 878 . 888 . 889 . 899 . 899
			. 74 . 76 . 80 . 80 . 80 . 84 . 84 . 85 . 86 . 86 . 87 . 87 . 87 . 88 . 88 . 88 . 89 . 89 . 90
			. 74 . 76 . 80 . 80 . 80 . 84 . 84 . 85 . 86 . 86 . 87 . 87 . 87 . 88 . 88 . 88 . 89 . 90 . 90
			. 74 . 76 . 80 . 80 . 80 . 84 . 84 . 85 . 86 . 86 . 87 . 87 . 87 . 88 . 88 . 88 . 89 . 90 . 90

		02
		. 97
		. 98
		99
		100
		102
	[2Ful1 ⇒ 3]	
		122
		122
		123
		124
		126
		126
		126
		126
		129
		101
		139
	Column descriptions	
		. 143

												145
												145
												145
												146
												148
												149
												149
												150
												150
												151
												100
												157
												157
												163
												163
												163
												163
												165
												165
												165
												166
												168
												168
												170
												171
												175
												176

									176
									177
									177
									178
									178
									178
									181
									182
									193
									195
									198
									224
									224
									235
									235
									237
									238
									238
									238
									239
									239
									240
									241
									241
									2/11

Introduction

0.1 Purpose

The present document is a revised and expanded version of a previous (partial) specification of a zk-evm.

0.2 Context and results

Rollups are a family of powerful scaling technologies which promise to considerably increase the capacity of the Ethereum Blockchain. An introduction to Rollups, zk-EVMs and their role in improving Ethereum capacity can be respectively found in [1, 2]. Multiple attempts at building scalable and practical rollup solutions have been positively received. zkSync [3], for instance, transpiles Yul into a zk-VM friendly bytecode. Cairo [1], on the other hand, uses a custom architecture adapted to an efficient STARK prover for smart contracts written in Cairo . Other projects, such as Hermez [5] or Scroll Tech [1] and this project aim to interpret native EVM bytecode, without transpilation or further compilation steps.

0.3 Conventions

Throughout the document we use a number of notational conventions which we explain here. These conventions apply to column names and are meant to clarify the origin and purpose of certain columns within a given trace. Others should be viewed as constructors which define new columns from existing ones.

Modules have three letter identifiers. The named modules are the following:

Module stamps. Module stamps count calls to a given module; most modules have a single stamp though the hub and ALU have several. Stamp columns are adorned with a □, thus the STO□ is the module stamp of the storage module. Module stamps are typically computed/updated in the hub module whose main purpose is to dispatch (paid for an otherwise valid) instructions to the module(s) that are equipped to carry them out. Associating a unique identifier (i.e. stamp) to such "module-calls" is crucial when the order of operations matters. This is the case for instructions pertaining to (address) warmth (i.e. the WRM module), required gas computations (i.e. GAS), RAM (i.e. MMU and RAM), the stack (i.e. HUB), storage (i.e. STO), ... to cite a few. Stateless modules such as the modules handling arithmetic (i.e. the ALU module), binary (i.e. BIN) or word comparison (i.e. WCP) opcodes don't require a time stamp per se yet are given one nonetheless. (e.g. the address warmth module corresponds to the three letter identifier WRM); the corresponding stamp column is that identifier followed by □ (e.g. HUB□).

Imported columns. Angular parentheses $\langle \cdots \rangle$ signal columns whose contents are imported from other modules by means of a lookup argument. By way of example: all modules 1 import their module stamp from the hub. Modules tasked with executing certain opcodes will typically import values from the stack (e.g. pairs of stack values $\langle {}_{k}\mathsf{VAL}^\mathsf{hi} \rangle, \langle {}_{k}\mathsf{VAL}^\mathsf{lo} \rangle$, for various $k \in \{1, 2, 3, 4\}$.) Many modules also imports values that aren't borrowed from the stack. E.g. the hub module imports the instruction $\langle \mathsf{INST} \rangle$ from the ROM, e.g. the GAS module imports the current, new and endowment gas values $(\mathsf{GAS}^\kappa, \mathsf{GAS}^\nu)$ and GAS^κ respectively) from the hub, e.g. the OOB module imports execution context dependent data such exception flags, the size of return data $\langle \mathsf{RDS} \rangle$, the size of call data $\langle \mathsf{CDS} \rangle$ or the code size $\langle \mathsf{CODESIZE} \rangle$.

Decoded columns. A particular case of the above arises with **decoded columns**. Those are columns whose contents are extracted from a hardcoded collection of columns using a lookup argument. They are adorned with a lozenge as in $^{\Diamond}$ COL. By way of example: the hub contains various instruction decoded flag columns but also a $^{\Diamond}$ STACK_PATTERN column whose contents are deduced from an immutable reference table called the **instruction decoder**. Similarly the binary module imports the results of binary operations performed on pairs of bytes (and injects the relevant one into the result.)

Flag columns. Among the instruction decoded columns on finds various binary flags columns (e.g. $^{\Diamond}$ ALU \bowtie , $^{\Diamond}$ MMU \bowtie , $^{\Diamond}$ EXP \bowtie , ...). These serve several purposes. The first is to provide an *indication* as to when modules *may* be sollicited by the hub to carry out an instruction. Thus arithmetic instructions raise the $^{\Diamond}$ ALU \bowtie , instructions that involve the RAM raise the $^{\Diamond}$ MMU \bowtie etc ... Other flags trigger particular behaviours. For instance the PUSH \bowtie and the JUMP \bowtie trigger the expected behaviour of the program counter in the hub.

Module selector columns. When an instruction raises an instruction flag the associated module may get triggered. The actual trigger is usually deduced form this flag and exception flags. Such columns are tagged with a \P symbol

Interleaved columns. Certain arguments require us to merge columns of the same size into a single column. We use \boxplus to signify the formation of such interleaved columns. E.g. starting with columns A, B and C of size n we may form the column $X := A \boxplus B \boxplus C$ defined as having length 3n and values

$$\begin{cases} \mathsf{X}_{3\cdot i+0} = \mathsf{A}_i \\ \mathsf{X}_{3\cdot i+1} = \mathsf{B}_i \\ \mathsf{X}_{3\cdot i+2} = \mathsf{C}_i \end{cases}$$

Row permutations. Our arithmetization requires row permutation arguments. These usually take the following form: we are given a small family of reference columns $\mathsf{REF}_1, \ldots, \mathsf{REF}_p$ of equal size n (which we view as the columns of a $n \times p$ reference matrix REF). We are further given the description of an essentially unique permutation of the set $\{0, 1, \ldots, n-1\}$ of rows indices, e.g. "(the essentially unique) row permutation of the matrix REF under which its rows appear lexicographically sorted". We then write $\mathsf{AUX}_j \mapsto [\mathsf{AUX}_j]^{\mathsf{XZ}}$ for the mapping which takes an arbitrary column of the same size and applies the aforementioned row permutation to its rows.

0.4 Organization

- 1. ALU: ALU module; deals with opcodes performing arithmetic operations; see chapter ??;
- 2. BIN: binary module; deals with opcodes performing binary operations; see chapter ??;

 $^{^{1}}$ which are connected to the hub

- 3. WCP: word comparison module; deals with opcodes performing integer comparisons; see chapter 9:
- 4. MXP: computes memory expansion costs; may raise a flag if offsets are wildly out of bounds; see chapter 6;
- 5. GAS: module which performs gas checks at crucial points in time; performs the (63/64)-ths computations for CALLs and CREATES; computes associated gas endowments; see chapter ??gas;
- 6. ROM: contains the bytecodes which are run and or (temporarily) deployed in a batch of transactions; see chapter 4;
- 7. HUB: module containing the stack and call stack; dispatches instructions to other modules; see chapter 1;
- 8. MMU: first stop in the life time of an opcode execution which touches RAM; performs arithmetic on offsets and various sizes to cut down execution of a single opcode into a sequence of smaller queries; see chapter 2;
- 9. RAM: contains the RAM of all execution context and can communicate with other data sources such as ROM and other data stores; carries out the sequence of small queries commissioned by the MMU; see chapter 3;
- 10. OOB: performs certain range checks required by instructions; see chapter 5;
- 11. STO: storage module; unique among all modules other than the hub in that it computes its own gas costs; see chapter 8;
- 12. ACC: address existence module; loads and udpates account data from the state; WIP;
- 13. WRM: address warmth module: loads prewarmed addresses; handles address warmth in general; built on similar principles as the storage module; see chapter ??;

The following are a few very small modules that either perform a very specific task or are used for reference for the prover

- 1. KEC: two simple modules: an INFO-module which extracts informations for whenever Keccak is executed in the zk-evm (i.e. paid for executions of SHA3 and CREATE2) such as the size in bytes of the data to hash²; the second module serves as a data store to which to extract the message to hash;
- 2. LOG: same idea for logs; the information module extracts the log parameter ($\in \{09, 1, 2, 3, 4\}$), logger address and size in bytes; the second module serves as a data store for the log message;
- 3. EXP: computes the dynamic gas cost of the EXP instruction; see chapter ??;
- 4. SHV: shaves the leading 12 bytes off addresses; see chapter 13;

 $^{^2}$ The price, which depends on the *number of EVM words* rather than the *number of bytes*, is computed in the MXP




Figure 1: Modular architecture of the zk-evm. Boxes represent modules and arrows represent (plookup) inclusion proofs. If an arrow points from module ABC to module XYZ then XYZ imports a portion of its data from ABC. Arrows may be bidirectional which signals a "bilateral" inclusion proof.

0.5 Suggestions for reading this document

We suggest the reader start with the chapter on the **hub** 1. The hub is the center piece of our zk-evm design. It reads instructions from the **ROM** 4 and dispatches instructions to other modules. Various smaller modules which are directly connected to the hub (e.g. the word comparison module or out of bounds module 5) may prove helpful to develop some intuition for the techniques used elsewhere. After the hub, the main module of interest is certainly the RAM. In our design the RAM is split into 2 pieces: the memory management unit 2 (or offset processor) and the memory mapped input output module??. The **mmu** receives instructions from the hub and is tasked with breaking them down into smaller "elementary" operations. This reduction is a two phase process: the first phase ("precomputation" or "establishing" phase) extracts auxiliary data from the arguments of the opcode (offset and size parameters). The second "micro-instruction writing" phase uses these numerical parameters to build a sequence of micro-instructions (**surgeries** and **transplants**) which the **mmio** imports and carries out.

The reader should be warned: this document is a work in progress: typos — even outright mistakes — are to be expected. One module (the **address existence** module) is presently missing from the spec — it is a work in progress. Some sections have received more attention than others. The **hub** 1, the memory-mapped-input-output module?? are among them as are various other "smaller" modules such as the binary module, the word comparison module and others.

Chapter 1

Hub

1.1 Columns

1.1.1 Conventions

Throughout the document we use a number of notational conventions which we explain here. These conventions apply to column names and are meant to clarify the origin and purpose of certain columns within a given trace. Others should be viewed as constructors which define new columns from existing ones.

Modules have three letter identifiers. The named modules are the following:

Module stamps. Module stamps count calls to a given module; most modules have a single stamp though the hub and ALU have several. Stamp columns are adorned with a □, thus the STO□ is the module stamp of the storage module. Module stamps are typically computed/updated in the hub module whose main purpose is to dispatch (paid for an otherwise valid) instructions to the module(s) that are equipped to carry them out. Associating a unique identifier (i.e. stamp) to such "module-calls" is crucial when the order of operations matters. This is the case for instructions pertaining to (address) warmth (i.e. the WRM module), required gas computations (i.e. GAS), RAM (i.e. MMU and RAM), the stack (i.e. HUB), storage (i.e. STO), ... to cite a few. Stateless modules such as the modules handling arithmetic (i.e. the ALU module), binary (i.e. BIN) or word comparison (i.e. WCP) opcodes don't require a time stamp per se yet are given one nonetheless. (e.g. the address warmth module corresponds to the three letter identifier WRM); the corresponding stamp column is that identifier followed by □ (e.g. HUB□).

Imported columns. Angular parentheses $\langle \cdots \rangle$ signal columns whose contents are imported from other modules by means of a lookup argument. By way of example: all modules † import their module stamp from the hub. Modules tasked with executing certain opcodes will typically import values from the stack (e.g. pairs of stack values $\langle {}_k \text{VAL}^{\text{hi}} \rangle, \langle {}_k \text{VAL}^{\text{lo}} \rangle$, for various $k \in \{1,2,3,4\}$.) Many modules also imports values that aren't borrowed from the stack. E.g. the hub module imports the instruction $\langle \text{INST} \rangle$ from the ROM, e.g. the GAS module imports the current, new and endowment gas values $(\text{GAS}^\kappa, \text{GAS}^\nu)$ and (GAS^κ) respectively) from the hub, e.g. the OOB module imports execution context dependent data such exception flags, the size of return data $\langle \text{RDS} \rangle$, the size of call data $\langle \text{CDS} \rangle$ or the code size $\langle \text{CODESIZE} \rangle$.

Decoded columns. A particular case of the above arises with **decoded columns**. Those are columns whose contents are extracted from a hardcoded collection of columns using a lookup argument.

¹which are connected to the hub

They are adorned with a lozenge as in $^{\diamond}COL$. By way of example: the hub contains various instruction decoded flag columns but also a $^{\diamond}STACK_PATTERN$ column whose contents are deduced from an immutable reference table called the **instruction decoder**. Similarly the binary module imports the results of binary operations performed on pairs of bytes (and injects the relevant one into the result.)

Flag columns. Among the instruction decoded columns on finds various binary flags columns (e.g. $^{\Diamond}$ ALU \bowtie , $^{\Diamond}$ MMU \bowtie , $^{\Diamond}$ EXP \bowtie , ...). These serve several purposes. The first is to provide an *indication* as to when modules may be sollicited by the hub to carry out an instruction. Thus arithmetic instructions raise the $^{\Diamond}$ ALU \bowtie , instructions that involve the RAM raise the $^{\Diamond}$ MMU \bowtie etc ... Other flags trigger particular behaviours. For instance the PUSH \bowtie and the JUMP \bowtie trigger the expected behaviour of the program counter in the hub.

Module selector columns. When an instruction raises an instruction flag the associated module may get triggered. The actual trigger is usually deduced form this flag and exception flags. Such columns are tagged with a 7 symbol

Interleaved columns. Certain arguments require us to merge columns of the same size into a single column. We use \boxplus to signify the formation of such interleaved columns. E.g. starting with columns A, B and C of size n we may form the column $X := A \boxplus B \boxplus C$ defined as having length 3n and values

$$\begin{cases} \mathsf{X}_{3\cdot i+0} = \mathsf{A}_i \\ \mathsf{X}_{3\cdot i+1} = \mathsf{B}_i \\ \mathsf{X}_{3\cdot i+2} = \mathsf{C}_i \end{cases}$$

Row permutations. Our arithmetization requires row permutation arguments. These usually take the following form: we are given a small family of reference columns $\mathsf{REF}_1, \ldots, \mathsf{REF}_p$ of equal size n (which we view as the columns of a $n \times p$ reference matrix REF). We are further given the description of an essentially unique permutation of the set $\{0,1,\ldots,n-1\}$ of rows indices, e.g. "(the essentially unique) row permutation of the matrix REF under which its rows appear lexicographically sorted". We then write $\mathsf{AUX}_j \mapsto [\mathsf{AUX}_j]^{\mathsf{XC}}$ for the mapping which takes an arbitrary column of the same size and applies the aforementioned row permutation to its rows.

1.1.2 Column descriptions

- 1. INSTRUCTION_STAMP: instruction stamp column; abbreviated to INST \square ; the first instruction takes place at INST $\square = 1$; increases by 1 with every instruction;
- 2. STACK_STAMP: stack stamp column; abbreviated to abbreviated to STACK \square ; the first operation touching the batch's first transaction's root context's stack has \square STACK=1; increases by one every time the stack is *popped*, *peeked at* or an item is *pushed* onto the stack;

How many **stack items** an instruction touches depends on the instruction itself; consecutive values of \Box STACK may jump by any value in the range $\{0, 1, 2, 3, 4, 5, 6, 7, 8\}$; the precise amount by which it jumps is decided by the **stack pattern** which the instruction follows.

- 3. HEIGHT: contains the current height of the current execution context's stack; the height is in the range $\{0, 1, \dots, 1024\}$ with HEIGHT = 0 signifying an empty stack;
- 4. $\mathsf{HEIGHT}^{\bar{\nu}}$: contains the height of the current execution context's stack after dealing with the current instruction;
- 5. (INST): instruction loaded from the ROM;

- 6. $\langle INSTRUCTION_ARGUMENT \rangle^{hi}$, $\langle INSTRUCTION_ARGUMENT \rangle^{lo}$: instruction argument (for PUSH_X instructions) loaded from the ROM; abbreviated to $\langle ARG \rangle^{hi}$ and $\langle ARG \rangle^{lo}$ respectively;
- 7. STATG: instruction decoded static gas cost of instruction;
- 8. OINST_PARAMETER: instruction parameter obtained from instruction decoding (INST); abbreviated to OPARAM:
- 9. \$\footnote{\text{TWO_LINE_INSTRUCTION}}\$: instruction decoded binary flag indicating whether an instruction requires one or two rows in the execution trace; abbreviated to \$\footnote{\text{TLI}}\$;
- 10. COUNTER: binary counter column; abbreviated to CT;

For one line instructions (i.e. ${}^{\Diamond}\mathsf{TLI}_i = 0$) we have $\mathsf{CT}_i = 0$; for two line instructions (i.e. ${}^{\Diamond}\mathsf{TLI}_i = 1$) counter will count from 0 to 1 (i.e. $\mathsf{CT}_i = 0$ and $\mathsf{CT}_{i+1} = 0$ if we enter the instruction at row i).

- 11. STACK_PATTERN: instruction decoded "stack pattern" column; defines the pattern according to which stack values are touched or left empty; abbreviated to PAT
- 12. $^{\Diamond}\mathsf{FLAG}^1, ^{\Diamond}\mathsf{FLAG}^2, ^{\Diamond}\mathsf{FLAG}^3$: three isntruction decoded binary flag columns;

For instance the ${}^{\Diamond}$ PARAM associated with DUPX, $X \in \{1, 2, ..., 16\}$, is X - 1 while the ${}^{\Diamond}$ PARAM associated with SWAPX, $X \in \{1, 2, ..., 16\}$, is X. In our model, a stack item is fully determined by 6 parameters: the context number CONTEXT_NUMBER (i.e. CN) and 5 other parameters which we describe below, though the stack items of a given row all share the same CN. We say that a stack item was touched by an instruction if it was either peeked at, popped or pushed onto stack. Every row of the present module touches up to 4 stack items. An instruction whose (instruction decoded) $^{\Diamond}$ TWO_LINE_INSTRUCTION flag equals 0 can touch, in one way or another, up to 4 stack items; instructions whose (instruction decoded) ${}^{\diamond}\mathsf{TWO}$ LINE INSTRUCTION flag equals 1 can touch, in one way or another, up to 8 stack items spread over 2 consecutive rows of the execution trace. Among the instructions raising the $^{\Diamond}$ TWO_LINE_INSTRUCTION one finds all variations on CALL, the LOG0-LOG4 instructions but also CREATE and CREATE2. The former is nonnegotiable as these instructions pop 6 or 7 items from stack and push a "success bit" onto it (which amounts to 7 or 8 touched stack items). The LOGO, LOG1, LOG2 instuctions touch (pop) 2, 3 and 4 stack items respectively while LOG3, LOG4 touch (pop) 5 and 6 stack items respectively. The CREATE and CREATE2 instructions touch 4 and 5 stack items respectively. For simpler constraints we have chosen a uniform approach to all logs where the first row of the intruction touches (pops) the offset and size parameters and the next row touches

The next 20 (!) columns contain information about the stack items an instruction touches. These 20 columns are comprised of 4 batches (parametrized by k = 1, 2, 3, 4) of 5 columns.

- 13. _kHEIGHT: column containing the height $\in \{1, ..., 1024\}^2$ of the k-th touched stack item;
- 14. _kVAL hi: column containing the
- 15. _kVAL lo: column containing the
- 16. $_k\mathsf{POP}$: binary column; $_k\mathsf{POP}=1$ indicates that the item at height $_k\mathsf{HEIGHT}$ was popped; $_k\mathsf{POP}=0$ indicates that the item at height $_k\mathsf{HEIGHT}$ was peeked at or pushed;
- 17. $^{\square}_{k}$ STACK: stack stamp;

The stack stamp columns will be used in the stack consistency constraints to impose a total order on the accesses to a given stack height of a given execution context. The pop flag will oscilate like so: 0 (i.e. push), 1 (i.e. pop), $0, 1, \ldots$

 $^{^2}$ Note the range difference between the $_k$ HEIGHT columns and the HEIGHT column.

- 18. STACK_EXCEPTION: binary column; lights up precisely when an instruction raises a stack exception; depending on the instruction this is either a stack overflow or a stack underflow (or both in the case of DUP_X instructions); abbreviated to STX;
- 19. STACK_UNDERFLOW_EXCEPTION: binary column; lights up precisely when an executing the current instruction would produce a stack underflow exception; abbreviated to SUX;
- 20. STACK_OVERFLOW_EXCEPTION: binary column; lights up precisely when an executing the current instruction would produce a stack overflow exception; abbreviated to SOX;
- 21. HEIGHT_UNDER: used purely for detecting stack underflows; takes values in the range $\{0, 1, \dots, 1024\}$; abbreviated to HU;
- 22. HEIGHT_OVER: used purely for detecting stack overflows; takes values in the range $\{0, 1, \dots, 1024\}$; abbreviated to HO;

1.2 Stack

1.2.1 Heartbeat

This section describes the hearbeat of the stack module. It is imposed by two factors: the instruction decoded binary column ${}^{\Diamond}\mathsf{TWO}_{\mathsf{LINE_INSTRUCTION}}$ and the INSTRUCTION_STAMP. The COUNTER column either stagnates at 0 if ${}^{\Diamond}\mathsf{TLI}_i = 0$ or counts from 0 to 1 if ${}^{\Diamond}\mathsf{TLI}_i = 1$. There are one or more padding rows at the beginning.

- 1. $\mathsf{INST}\square_0 = 0$;
- 2. INST \square is nondecreasing in the following sense: $\forall i$, INST $\square_{i+1} \in \{\mathsf{INST}\square_i, 1 + \mathsf{INST}\square_i\}$;
- 3. IF $INST\square_i = 0$ THEN $^{\Diamond}TLI_i = 0$;
- 4. IF $\Diamond \mathsf{TLI}_i = 0$ THEN $(\mathsf{CT}_{i+1} = 0 \text{ AND } \mathsf{CT}_i = 0)$;
- 5. IF INST $\square_i \neq 0$ THEN IF $^{\diamondsuit}$ TLI $_i = 1$:
 - (a) IF $CT_i \neq 1$ THEN

$$\begin{cases}
\operatorname{INST}_{i+1} = \operatorname{INST}_{i} \\
\langle \operatorname{INST} \rangle_{i+1} = \langle \operatorname{INST} \rangle_{i} \\
\operatorname{CT}_{i+1} = 1 + \operatorname{CT}_{i}
\end{cases}$$

Note that in that case ${}^{\Diamond}TLL_{i+1} = {}^{\Diamond}TLL_i$ as well. Actually

$$\Diamond$$
DECODED_COLUMN_{i+1} = \Diamond DECODED_COLUMN_i

for any instruction decoded column.

$$\text{(b)} \ \ \mathbf{ir} \ \mathsf{CT}_i = 1 \ \ \mathbf{THEN} \ \left(\mathsf{CT}_{i+1} = 0 \ \ \text{ and } \ \mathsf{INST}\square_{i+1} = 1 + \mathsf{INST}\square_i \right).$$

1.2.2 Counter constancy

We say that a column X is counter-constant if it satisfies

$$\mathsf{CT}_i \neq 0 \implies \mathsf{X}_i = \mathsf{X}_{i-1}$$

Note $\langle \mathsf{INST} \rangle$ is counter-constant by construction, see section 7.3.1. It follows that all instruction decoded flags are counter-constant. The following columns are counter-constant:

1. HEIGHT 2. HEIGHT $^{\nu}$ 3. HU 4. HO

1.2.3 Height range

We ask that the HEIGHT column satisfy the bound

$$\forall i, \left\{ \begin{aligned} & \text{HEIGHT}_i \\ & \text{HEIGHT}_i^{\nu} \\ & \text{HU}_i \\ & \text{HO}_i \end{aligned} \right\} \in \{0,1,\dots,1024\}.$$

We test this by means of a Cairo-style small-range range-proof. Note that our arithmetization requires no further range check on the $_k\mathsf{HEIGHT},\ k=1,2,3,4,$ columns. The above constraint is sufficient to enforce that:

- if the k-th stack item is nonempty then $_k$ HEIGHT $\in \{1, ..., 1024\}$;
- if the k-th stack item is mostly empty or empty then $_k\mathsf{HEIGHT}=0.$

1.2.4 Zero padding

Beyond the heartbeat constraints and range constraints that take effect with the first row of the execution trace, all constraints detailed below apply under the assumption that

$$\boxed{ \left[\mathsf{INST} \square_i \neq 0 \right] }$$

In our implementation the execution trace of this module, like that of any other module, is padded with at least one row of zeros so that its length may hit a power of 2. In our implementation we include the following extra constraint for every column X of the module

IF
$$INST\square_i = 0$$
 THEN $X_i = 0$

1.2.5 Stack exceptions

Before the stack excavates any items it must first check whether doing so would cause an exception, i.e. a stack overflow or a stack underflow. The present section takes care of this check. It uses the HEIGHT column and instruction decoded evm parameters (δ_w, α_w) which occupy the $^{\Diamond}$ DELTA and $^{\Diamond}$ ALPHA columns respectively. and

1. We first check for stack underflows:

$$HU_i = (2 \cdot SUX_i - 1) \cdot (^{\Diamond}DELTA_i - HEIGHT_i) - SUX_i$$

- 2. If $SUX_i = 1$ Then $SOX_i = 0$ (i.e. if a stack underflow occurred we set the overflow flag to 0.)
- 3. IF $SUX_i = 0$ THEN we check for overflows:

$$\mathsf{HO}_i = (2 \cdot \mathsf{SOX}_i - 1) \cdot (\mathsf{HU}_i + ^{\Diamond} \mathsf{ALPHA}_i - 1024) - \mathsf{SOX}_i$$

Note that $SUX_i = 0$ implies $HU_i = \underline{HEIGHT}_i - {}^{\Diamond}\underline{DELTA}_i$.

4. $STX_i = SUX_i + SOX_i$.

By construction one cannot have both a stack overflow and an underflow at the same time. The preceding thus computes the binary flag $SUX_i \vee SOX_i = SUX_i + SOX_i - SUX_i \cdot SOX_i = SUX_i + SOX_i$.

1.2.6Call stack depth exception

We provide the constraints for the CSDX flag.

- 1. CSDX is binary

$$CSD_i + {}^{\Diamond}CALL \bowtie_i + {}^{\Diamond}CREATE \bowtie_i - 1025 \cdot CSDX_i \in \{0, 1, \dots, 1024\}.$$

1.3 Stack patterns

1.3.1 Purpose

The present section explores stack patterns and sheds some light as to which instructions use what stack patterns. What we call a stack pattern is the pattern according to which the stack items touched by an individual instruction are laid out across the 4 to 8 stack items which are available to the instruction. Full details are given in section 1.4 on "one line stack patterns" and section 1.5 on "two line stack patterns".

The Ethereum Yellow Paper defines for every instruction w a pair of nonnegative integers (δ_w, α_w) where δ_w is the number of stack items w pops off the stack and α_w is the number of stack items w pushes onto the stack⁴. Similarly, every instruction has a corresponding zk-evm specific pair of nonnegative integers $(\delta_w^{zk}, \alpha_w^{zk})$ which, to some extent, determine the instruction's stack pattern. The pairs (δ_w, α_w) and $(\delta_w^{zk}, \alpha_w^{zk})$ don't necessarily coincide (though they mostly do.) For instance, the following inequalities always hold:

$$\delta_w^{\mathbf{z}\mathbf{k}} \in \{0, 1, \dots, 7\}, \quad \alpha_w^{\mathbf{z}\mathbf{k}} \in \{0, 1, 2\} \quad \text{and} \quad \delta_w^{\mathbf{z}\mathbf{k}} + \alpha_w^{\mathbf{z}\mathbf{k}} \in \{0, 1, \dots, 8\}$$

The most notable divergence between these parameter families comes from DUP_X and SWAP_X instructions, $X \in \{1, \dots, 16\}$. The Ethereum Yellow Paper ascribes them, respectively, the pairs $(\delta_{DUP_X}, \alpha_{DUP_X}) = (\delta_{DUP_X}, \delta_{DUP_X})$ (X, X + 1) and $(\delta_{SWAP_X}, \alpha_{SWAP_X}) = (X + 1, X + 1)$. The stack pattern our arithmetization uses bears no dependence on X, as implicitly the zk-evm has:

$$(\delta_{\mathtt{DUP}~\mathtt{X}}^{\mathtt{zk}},\alpha_{\mathtt{DUP}~\mathtt{X}}^{\mathtt{zk}}) = (1,2) \quad \text{and} \quad (\delta_{\mathtt{SWAP}~\mathtt{X}}^{\mathtt{zk}},\alpha_{\mathtt{SWAP}~\mathtt{X}}^{\mathtt{zk}}) = (2,2).$$

In other words the zk-evm views DUP_X instructions (that don't raise a stack underflow or overflow exception) as the popping of one stack item (at height $\mathsf{HEIGHT}_i - (\mathsf{X} - 1)$) and two pushes (at height $\mathsf{HEIGHT}_i - (\mathsf{X} - 1)$ and $\mathsf{HEIGHT}_i + 1$ respectively)⁵. Similarly, the zk-evm views $\mathsf{SWAP}_{\mathsf{X}}$ instructions (that don't raise a stack underflow exception) as the popping of two stack items (at height $\mathsf{HEIGHT}_i - \mathsf{X}$ and $HEIGHT_i$) and two pushes (at height $HEIGHT_i - X$ and $HEIGHT_i$ respectively)⁶. Note that the parameter to substract from the current height⁷ is read off the instruction decoded column [⋄]PARAM.

The inequality $0 \le \delta_w^{zk} + \alpha_w^{zk} \le 8$ and our choice to excavate up to 4 stack items per row of the execution trace allow our stack to deal with every instruction in one or two rows. The instruction decoded binary column [⋄]TWO_LINE_INSTRUCTION records precisely this hardcoded distinction. Most of the time instructions w with $\delta_w^{zk} + \alpha_w^{zk} \leq 4$ have ${}^{\lozenge}\mathsf{TLI} = 0$ though there are exceptions: CREATE and the three log instructions LOGO, LOG1 and LOG2 are counter-examples to this. We have chosen to deal with, on the one hand, CREATE and CREATE2, and on the other hand, the LOGX instructions, $X \in \{0, \dots, 4\}$, in unified ways.

³and counter-constant by construction

⁴More precisely: $\delta_w \in \{0, 1, \dots, 7, 8, \dots, 17\}$ is the number of stack items w pops off of the current execution context's items w pushes onto the current execution context's stack given that doing so doesn't raise a stack overflow exception.

The value that was popped is pushed at both heights.

⁶The popped values are interchanged in the pushes

 $^{^7}$ X - 1 for DUP_X, X for SWAP_X

If ${}^{\Diamond}\mathsf{TLI} = 0$ and $\delta^{\mathtt{zk}} + \alpha^{\mathtt{zk}} < 4$ fewer than 4 stack items are touched. Similarly, if ${}^{\Diamond}\mathsf{TLI} = 1$ and $\delta^{\mathtt{zk}} + \alpha^{\mathtt{zk}} < 8$) fewer than 8 stack items are touched. In either case we need to also impose constraints on the "phantom stack items". The consistency checks described in section 1.3.3 ignore such rows.

A slight complication arises from the CODECOPY instruction. This is an instruction with $(\delta_w^{\mathbf{z}k}, \alpha_w^{\mathbf{z}k}) := (\delta_w, \alpha_w) = (3,0)$ and ${}^{\Diamond}\mathsf{TLI} = 0$. The stack pattern of this instruction is what one would expect from an instruction following the copyPattern. Except that its fourth stack item is only mostly empty. We exploit the absence of constraints that caracterizes stack items of any execution environment at HEIGHT = 0 (as well as any height of the 0^{th} execution environment.) This allows us to introduce the current context's BC_ADDR into the ${}_{4}\mathsf{VAL}^{\mathsf{hi}}/{}_{4}\mathsf{VAL}^{\mathsf{lo}}$ fields without disturbance to stack consistency. The RETURN instruction, which is a $(\delta_w^{\mathsf{z}k}, \alpha_w^{\mathsf{z}k}) := (\delta_w, \alpha_w) = (2,0)$ and ${}^{\Diamond}\mathsf{TLI} = 0$ instruction, comes with a similar complication. If the current execution context isn't a deployment context (i.e. CTYPE = 0) then its fourth stack item is empty. If the current execution context is a deployment context (i.e. CTYPE = 1) its fourth stack item is $mostly\ empty$. As before we plug the current context's BC_ADDR into the ${}_{4}\mathsf{VAL}^{\mathsf{hi}}/{}_{4}\mathsf{VAL}^{\mathsf{lo}}$ fields and keep all other fields of the fourth stack item empty (i.e. = 0.) Again, this is without consequence for stack consistency constraints.

Here is an example: say the instruction pops $\delta^{zk} = 2$ items and adds $\alpha^{zk} = 1$ items and ${}^{\diamondsuit}\mathsf{TLI} = 0$ (i.e. it's a "one line instruction".) This stack pattern applies to most arithmetic operations, most word comparison operations and most binary operations which have two inputs and one output. Note that ${}^{\diamondsuit}\mathsf{TLI} = 0$ and $\delta^{zk} + \alpha^{zk} = 3 < 4$ so there is one "phantom stack item" (the third one). The associated stack pattern will impose values to all 4 stack items that the present line "excavates" like in figure ??

$\langle INST \rangle$	$ \diamond_{TLI_i} $	HEIGHT	$HEIGHT^{ u}$	STACK□	$oxed{STACK}^ u$	₁ ITEM	₂ ITEM	₃ ITEM	₄ ITEM
BLA	0	h	h — 1	st	st + 3	• • • •		Ø	
		₁ ITEM					₂ ITEM		
1HEIGH	$IT \mid_{1} VA$	L ^{hi} 1VAL	° ₁ POP	□STACK	₂ HEIGHT	₂ VAL ^{hi}	$_2$ VAL lo	₂ POP	$^\square_2$ STACK
h — 0	v_1^{\dagger}	v_1^{lo}	1	st + 1	h-1	v_2^{hi}	v_2^{lo}	1	st + 2
		₃ ITEM					₄ ITEM		
₃ HEIGH	IT ∣₃VA	L ^{hi} 3VAL	° ₃ POP	[□] ₃ STACK	4HEIGHT	₄ VAL ^{hi}	₄ VAL lo	₄ POP	□ ₄ STACK
Ø	Ø	Ø	Ø	Ø	h-1	v_4^{hi}	v_4^{lo}	0	st + 3

Figure 1.1: The values in this font represent hardcoded values associated with this particular stack pattern. The values in this font are also hardcoded values but we reserve this font for empty stack items. Note that we consistently write \emptyset to mean 0 when a field of a particular stack item is zero because the stack item is empty, see section 1.3.3.

1.3.2 Expected outcome

Designing stack patterns is straightforward for instructions pertaining to the binary module, the word comparison module, the arithmetic module and the storage module: the relevant instructions are relatively uniform in the number of arguments they retrieve from stack. There is more diversity for instructions touching the RAM and the call stack. Of the instructions directly touching RAM (or transaction call data) we want to achieve the following data pattern for instructions with ${}^{\Diamond}TLI = 0$: While for instructions touching RAM that require two lines (i.e. ${}^{\Diamond}TLI = 1$): We also list the expected stack patterns for instructions that induce changes in the call stack:

INST	Item 1	Item 2	Item 3	Item 4
CALLDATALOAD	offset	Ø	Ø	loaded
MLOAD	offset	Ø	Ø	loaded
MSTORE	offset	Ø	Ø	toStore
MSTORE8	offset	Ø	Ø	toStore
SLOAD	storage key	Ø	Ø	loaded
SSTORE	storage key	Ø	Ø	toStore
CALLDATACOPY	offset	(rel.) srcOffset	size	Ø
CODECOPY	offset	srcOffset	size	(address)
EXTCODECOPY	offset	srcOffset	size	address
RETURNDATACOPY	offset	(rel.) srcOffset	size	Ø
SHA3	offset	Ø	size	hash
RETURN	offset	Ø	size	(address)
REVERT	offset	Ø	size	Ø

Figure 1.2: Expected stack patterns for 1 line instructions touching the RAM module. We have already alluded to the special case of CODECOPY and its mostly empty fourth stack item. The property of being mostly empty (i.e. only containing address := BYTECODE_ADDRESS) is signaled by parentheses. We also signaled the same mostly empty fourth stack item issue with RETURN instructions ran in a deployment context. The interpretation of address := BYTECODE_ADDRESS is analoguous in this case, but now depends on the binary flag CTYPE.

INST	Item 1	Item 2	Item 3	Item 4	СТ
LOGO	offset	Ø	size	Ø	0
			Ø	Ø	1
LOG1	offset	Ø	size	Ø	0
	topic1		Ø	Ø	1
LOG2	offset	Ø	size	Ø	0
	topic1	topic2	Ø	Ø	1
LOG3	offset	Ø	size	Ø	0
	topic1	topic2	topic3	Ø	1
LOG4	offset	Ø	size	Ø	0
	topic1	topic2	topic3	topic4	1
CREATE	offset	Ø	size	address (or 0)	0
	Ø		value	Ø	1
CREATE2	offset	salt	size	address (or 0)	0
	Ø	Ø	value	Ø	1

Figure 1.3: Expected stack pattern for instructions with $^{\Diamond}$ TWO_LINE_INSTRUCTION = 1 touching the RAM module

INST	Item 1	Item 2	Item 3	Item 4	СТ
CALL	offset	R@O	size	R@C	0
	gas	address	value	success	
CALLCODE	offset	R@O	size	R@C	0
	gas	address	value	success	1
DELEGATECALL	offset	R@O	size	R@C	0
	gas	address	Ø	success	1
STATICCALL	offset	R@O	size	R@C	0
	gas	address	Ø	success	1

Figure 1.4: Expected stack pattern for instructions with $^{\Diamond}\mathsf{TWO_LINE_INSTRUCTION} = 1$ that don't touch the RAM module.

1.3.3 Empty stack item

Let $k \in \{1, 2, 3, 4\}$. We define the following "empty k-th stack item" constraint system:

$${}_{k} \texttt{EmptyStackItem} \iff \left\{ \begin{array}{l} {}_{k} \texttt{HEIGHT}_{i} = 0 \\ {}_{k} \texttt{POP}_{i} = 0 \\ {}_{k} \texttt{VAL}^{\mathsf{hi}}{}_{i} = 0 \\ {}_{k} \texttt{VAL}^{\mathsf{lo}}{}_{i} = 0 \\ {}_{k} \texttt{STACK}_{i} = 0 \end{array} \right.$$

1.3.4 Stack exception pattern

We lay out the constraints and stack pattern associated to stack exceptions.

```
1. IF STX_i = 1 THEN
```

Stack Item $n^{\circ}1$: The first stack item is empty: _1EmptyStackItem

Stack Item n° 2: The second item is empty: ₂EmptyStackItem;

Stack Item n° 3: The third item is empty: ₃EmptyStackItem;

Stack Item n° 4: The fourth stack item is empty: 4EmptyStackItem;

Stack stamp update: STACK $\square^{\nu}_{i} = STACK\square_{i}$;

Height update: $HEIGHT_i^{\nu} = 0$;

1.4 One line instruction stack patterns

1.4.1 Disclaimer

The stack patterns presented in the current section 1.4 apply if and only if $STX_i = 0$.

$1.4.2 \quad (0,0)$ -pattern

Supported instructions. The 0_0_Pattern corresponds to evm instructions w with $(\delta_w^{\mathbf{zk}}, \alpha_w^{\mathbf{zk}}) := (\delta_w, \alpha_w) = (0, 0)$, i.e.

1. STOP;

3. JUMPDEST;

2. INVALID;

4. any byte that isn't an opcode.

Relevant instruction decoded columns. Among all instruction decoded columns we focus on the following flags:

INST	[♦] PAT	♦TLI
(0,0)-instructions	0_0_Pattern	0

Constraints. We collect under the O_O_Pattern moniker the following collection of constraints:

Stack Item $n^{\circ}1$: The first stack item is empty: ₁EmptyStackItem;

Stack Item n° 2: The second stack item is empty: ₂EmptyStackItem;

Stack Item n° 3: The third stack item is empty: ₃EmptyStackItem;

Stack Item n° 4: The fourth stack item is empty: ${}_{4}$ EmptyStackItem; ${}_{2}$ EmptyStackItem, ${}_{3}$ EmptyStackItem and ${}_{4}$ EmptyStackItem,

Stack stamp update: $STACK\square^{\nu}_{i} = STACK\square_{i}$,

Height update: $HEIGHT^{\nu}_{i} = HEIGHT_{i}$,

$1.4.3 \quad (0,1) \text{ and } (1,0) \text{ patterns}$

Supported instructions. The instructions listed below are precisely the instructions with $^{\Diamond}\mathsf{PAT} = \mathsf{oneItemPattern}$. The oneItemPattern corresponds to even instructions w with $(\delta_w, \alpha_w) \in \{(1,0), (0,1)\}$, i.e. (1,0)-instructions. For such instructions $(\delta_w^{\mathtt{zk}}, \alpha_w^{\mathtt{zk}}) := (\delta_w, \alpha_w)$ and $^{\Diamond}\mathsf{TLI} = 0$. The (1,0)-instructions are:

1. POP

2. JUMP

3. SELFDESTRUCT

and (0,1)-instructions:

1. ADDRESS

8. RETURNDATASIZE

15. SELFBALANCE

2. ORIGIN

9. COINBASE

16. BASEFEE

3. CALLER

 $10.\ {\tt TIMESTAMP}$

17. PC

4. CALLVALUE

11. NUMBER

18. MSIZE

 $5. \ {\tt CALLDATASIZE}$

12. DIFFICULTY

19. GAS

6. CODESIZE

13. GASLIMIT

20. PUSH1-PUSH32

7. GASPRICE

14. CHAINID

Relevant instruction decoded columns. Among all instruction decoded columns we focus on the following flags:

INST	♦PAT	♦TLI	$^{\diamond}$ FLAG 1
(0,1)-instructions	oneItemPattern	0	0
(1,0)-instructions	oneItemPattern	0	1

Graphical representation. We figures below represent the oneItemPattern stack pattern:

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	Ø	Ø	Ø	h+1
_k VAL ^{hi} / _k VAL ^{lo}	Ø	Ø	Ø	res
$_k$ POP $_i$	Ø	Ø	Ø	0
\square_k STACK $_i$	Ø	Ø	Ø	st+1

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
kHEIGHT i	h	Ø	Ø	Ø
$k VAL^{hi}/k VAL^{lo}$	top	Ø	Ø	Ø
$kPOP_i$	1	Ø	Ø	Ø
\bigcap_k STACK $_i$	st+1	Ø	Ø	Ø

Figure 1.5: The left hand side represents the stack pattern for (0,1)-instructions (i.e. ${}^{\Diamond}\mathsf{FLAG}^1=0$), the right hand side represents the stack pattern for (1,0)-instructions (i.e. ${}^{\Diamond}\mathsf{FLAG}^1=1$) We write $\mathsf{h}=\mathsf{HEIGHT}_i$ and $\mathsf{STACK}\square_i=\mathsf{st}$.

Constraints. We collect under the oneItemPattern moniker the following collection of constraints. They apply whenever

$$\mathsf{STX}_i = 0$$

Stack Item $n^{\circ}1$: The first stack item is contains a stack item *iff* ${}^{\diamond}\mathsf{FLAG}^1=1$:

$$\begin{cases} \ _{1}\mathsf{HEIGHT}_{i} &=& \mathsf{HEIGHT}_{i} \cdot {}^{\lozenge}\mathsf{FLAG}^{1}, \\ \ _{1}\mathsf{POP}_{i} &=& {}^{\lozenge}\mathsf{FLAG}^{1}, \\ \ _{1}^{\square}\mathsf{STACK}_{i} &=& (\mathsf{STACK}\square_{i}+1) \cdot {}^{\lozenge}\mathsf{FLAG}^{1}. \end{cases}$$

Stack Item n° 2: The second item is empty: ₂EmptyStackItem;

Stack Item n° 3: The third item is empty: ₃EmptyStackItem;

Stack Item n° 4: The fourth stack item is contains a stack item iff ${}^{\diamond}\mathsf{FLAG}^1 = 0$:

$$\begin{cases} \ _{4}\mathsf{HEIGHT}_{i} &=& (\mathsf{HEIGHT}_{i}+1)\cdot(1-{}^{\Diamond}\mathsf{FLAG}^{1}), \\ \ _{4}^{4}\mathsf{POP}_{i} &=& 0, \\ \ _{4}^{\square}\mathsf{STACK}_{i} &=& (\mathsf{STACK}\square_{i}+1)\cdot(1-{}^{\Diamond}\mathsf{FLAG}^{1}). \end{cases}$$

Stack stamp update: $STACK\square^{\nu}_{i} = STACK\square_{i} + 1$;

Height update: $\mathsf{HEIGHT}^{\nu}_{i} = \mathsf{HEIGHT}_{i} + (1 - 2 \cdot {}^{\Diamond}\mathsf{FLAG}^{1});$

1.4.4 (1,1) and (2,0) patterns

Supported instructions. The stack pattern described below applies to the following instructions (1,1)-instructions:

• ISZERO

• BLOCKHASH

• NOT

• CALLDATALOAD

• BALANCE

MLOAD

• EXTCODESIZE

• SLOAD

• EXTCODEHASH

and to the following (2,0)-instructions:

• MSTORE • SSTORE

• MSTORE8 • JUMPI

Relevant instruction decoded columns. Among all instruction decoded columns we focus on the following:

INST	♦PAT	♦TLI	$^{\diamond}$ FLAG 1
(1,1) instructions	twoItemPattern	0	0
(2,0) instructions	twoItemPattern	0	1

Graphical representation. The picture is the following, for instance for MLOAD (${}^{\Diamond}$ FLAG¹ = 0) and MSTORE (${}^{\Diamond}$ FLAG¹ = 1)

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h	Ø	Ø	h
_k VAL ^{hi} / _k VAL ^{lo}	ARG1	Ø	Ø	OUT
$_k$ POP $_i$	1	Ø	Ø	0
\square_k STACK $_i$	st+1	Ø	Ø	st + 2

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
kHEIGHT i	h	Ø	Ø	h-1
_k VAL hi/ _k VAL lo	ARG1	Ø	Ø	ARG2
$_k$ POP $_i$	1	Ø	Ø	1
$\begin{bmatrix} \Box \\ k \end{bmatrix}$ STACK _i	st+1	Ø	Ø	st + 2

Figure 1.6: On the left hand side is the picture for a (1,1) instruction (i.e. ${}^{\Diamond}\mathsf{FLAG}^1=0$). On the right hand side is the picture for a (2,0) instruction (i.e. ${}^{\Diamond}\mathsf{FLAG}^1=1$). We write $\mathsf{h}=\mathsf{HEIGHT}_i$ and $\mathsf{STACK}\square_i=\mathsf{st}$.

Constraints. We collect under the two ItemPattern moniker the following collection of constraints:

Stack Item n° 1: depending on the instruction contains either a relative offset, an absolute offset or a storage key:

$$\begin{cases} \ _1\mathsf{HEIGHT}_i &= \ \mathsf{HEIGHT}_i, \\ \ _1\mathsf{POP}_i &= \ 1, \\ \ _1\mathsf{STACK}_i &= \ \mathsf{STACK}\square_i + 1. \end{cases}$$

Stack Item n° 2: is empty: ₂EmptyStackItem;

Stack Item $n^{\circ} 3$: is empty: ₃EmptyStackItem;

Stack Item n° 4: depending on the instruction, contains the value being loaded or being stored:

$$\left\{ \begin{array}{lll} {}_{4}\mathsf{HEIGHT}_{i} & = & \mathsf{HEIGHT}_{i} - {}^{\Diamond}\mathsf{FLAG}^{1} \\ {}_{4}\mathsf{POP}_{i} & = & {}^{\Diamond}\mathsf{FLAG}^{1} \\ {}_{4}^{\square}\mathsf{STACK}_{i} & = & \mathsf{STACK}\square_{i} + 2. \end{array} \right.$$

Stack stamp update: STACK $\square^{\nu}_{i} = STACK\square_{i} + 2$,

 $\textbf{Height update: HEIGHT}_{i} = \textbf{HEIGHT}_{i} - 2 \cdot {}^{\diamondsuit} \textbf{FLAG}^{1},$

For this set of instructions the interpretation of ${}^{\Diamond}\mathsf{FLAG}^1$ is that it equals 1 for storing instructions and 0 for loading instructions.

1.4.5 (2,1) and (3,1) patterns

Supported instructions. The stack pattern described below applies to the following $(\delta_w^{\mathbf{z}\mathbf{k}}, \alpha_w^{\mathbf{z}\mathbf{k}}) = (\delta_w, \alpha_w) = (2, 1)$ instructions:

• ADD	• MOD	• GT	• OR	• SAR
• MUL	• SMOD	• SLT	• XOR	• SHA3
• SUB	• EXP	• SGT	• BYTE	
• DIV	• SIGNEXTEND	• EQ	• SHL	
• SDIV	• LT	• AND	• SHR	

as well as to the following $(\delta_w^{\tt zk}, \alpha_w^{\tt zk}) = (\delta_w, \alpha_w) = (3,1)$ instructions:

• ADDMOD • MULMOD

Note that we *don't* include CREATE (which would have the correct signature ... maybe we should?) The purpose of the ${}^{\Diamond}\mathsf{FLAG}^1$ is to differentiate between those instructions with 2 inputs (${}^{\Diamond}\mathsf{FLAG}^1=0$) and those instructions with 3 inputs (${}^{\Diamond}\mathsf{FLAG}^1=1$.)

Graphical representation. The picture is the following:

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h	Ø	h-1	h-1
$_{k}VAL^{hi}/_{k}VAL^{lo}$	ARG1	Ø	ARG2	OUT
$_k$ POP $_i$	1	Ø	1	0
\bigcap_{k} STACK _i	st+1	Ø	st + 2	st + 3

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
kHEIGHT i	h	h-2	h-1	h-2
$k = \frac{1}{k} VAL^{hi} / k VAL^{lo}$	ARG1	ARG3	ARG2	OUT
$_k$ POP $_i$	1	1	1	0
\square_k STACK _i	st+1	st + 2	st + 3	st+4

Figure 1.7: Representation of the standardPattern for ${}^{\Diamond}\mathsf{FLAG}^1 = 0$ (left) and ${}^{\Diamond}\mathsf{FLAG}^1 = 1$ (right.) On the left hand side standard instructions with 2 arguments, on the right hand side standard instructions with 3 arguments. We chose to put the second instruction argument in the third stack item because of the SHA3 instruction that, following expectations, expects to find its size parameter in the 3rd stack item. We write $\mathsf{h} = \mathsf{HEIGHT}_i$ and $\mathsf{STACK\Box}_i = \mathsf{st}$.

Constraints. We collect under the 2_1_Pattern moniker the following collection of constraints:

Stack Item n° 1: contains the first instruction argument:

$$\begin{cases} \ _1\mathsf{HEIGHT}_i &= \ \mathsf{HEIGHT}_i, \\ \ _1\mathsf{POP}_i &= \ 1, \\ \ _1^\square\mathsf{STACK}_i &= \ \mathsf{STACK}_i + 1. \end{cases}$$

Stack Item n° 2: contains the second instruction argument:

$$\left\{ \begin{array}{lll} {}_{2}\mathsf{HEIGHT}_{i} & = & (\mathsf{HEIGHT}_{i}-2) \cdot {}^{\lozenge}\mathsf{FLAG}^{1}{}_{i}, \\ {}_{2}\mathsf{POP}_{i} & = & {}^{\lozenge}\mathsf{FLAG}^{1}{}_{i}, \\ {}_{2}^{\square}\mathsf{STACK}_{i} & = & (\mathsf{STACK}\square_{i}+2) \cdot {}^{\lozenge}\mathsf{FLAG}^{1}{}_{i} \end{array} \right.$$

Stack Item $n^{\circ} 3$:

$$\begin{cases} \ _{3}\mathsf{HEIGHT}_{i} &=& \mathsf{HEIGHT}_{i}-1, \\ \ _{3}\mathsf{POP}_{i} &=& 1, \\ \ _{3}^{\square}\mathsf{STACK}_{i} &=& \mathsf{STACK}_{\square}_{i}+2+{}^{\lozenge}\mathsf{FLAG}^{1}_{i}. \end{cases}$$

Stack Item n° 4: contains the output of the instruction

$$\begin{cases} \ _{4}\mathsf{HEIGHT}_{i} &=& \mathsf{HEIGHT}_{i} - 1 - {}^{\diamondsuit}\mathsf{FLAG}^{1}{}_{i}, \\ \ _{4}\mathsf{POP}_{i} &=& 0, \\ \ _{4}^{\square}\mathsf{STACK}_{i} &=& \mathsf{STACK}_{\square}{}_{i} + 3 + {}^{\diamondsuit}\mathsf{FLAG}^{1}. \end{cases}$$

Stack stamp update: $STACK\square^{\nu}_{i} = STACK\square_{i} + 3 + {}^{\Diamond}FLAG^{2}_{i};$

Height update: $\mathsf{HEIGHT}^{\nu}_{i} = \mathsf{HEIGHT}_{i} - 1 - \mathsf{FLAG}^{1}_{i};$

1.4.6 DUP_X-pattern

Supported instructions. The dupPattern is used by DUP_X, $X \in \{1, 2, ..., 16\}$, instructions.

Relevant instruction decoded columns. Among all instruction decoded columns we only require the $^{\Diamond}$ INST_PARAMETER column:

INST	♦PAT	♦TLI	[♦] PARAM
DUP_X	dupPattern	0	X-1

Graphical representation. The figure below represents the dupPattern stack pattern:

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h – [♦] PARAM	Ø	h − [♦] PARAM	h+1
$_k$ VAL $^{hi}/_k$ VAL lo	v	Ø	v	v
$_k$ POP $_i$	1	Ø	0	0
\bigcap_k STACK _i	st+1	Ø	st+2	st + 3

Figure 1.8: The stack pattern for DUP_X instructions. We write $h = HEIGHT_i$ and $st = STACK\Box_i$.

Constraints. We collect under the dupPattern moniker the following collection of constraints:

1. First stack item:

$$\left\{ \begin{array}{l} {}_{1}\mathsf{HEIGHT}_{i} = \mathsf{HEIGHT}_{i} - {}^{\Diamond}\mathsf{PARAM}_{i}, \\ {}_{1}\mathsf{POP}_{i} = 1, \\ {}_{1}^{\square}\mathsf{STACK}_{i} = \mathsf{STACK}_{1} + 1. \end{array} \right.$$

- 2. Second stack item: ₂EmptyStackItem.
- 3. Third stack item:

$$\left\{ \begin{array}{l} {}_{3}\mathsf{HEIGHT}_{i} = \mathsf{HEIGHT}_{i} - {}^{\lozenge}\mathsf{PARAM}_{i}, \\ {}_{3}\mathsf{POP}_{i} = 0, \\ {}_{3}\mathsf{VAL}^{\mathsf{hi}}{}_{i} = {}_{1}\mathsf{VAL}^{\mathsf{hi}}{}_{i} \\ {}_{3}\mathsf{VAL}^{\mathsf{lo}}{}_{i} = {}_{1}\mathsf{VAL}^{\mathsf{lo}}{}_{i} \\ {}_{3}\mathsf{STACK}_{i} = \mathsf{STACK}\square_{i} + 2. \end{array} \right.$$

4. Fourth stack item:

$$\begin{cases} \ _{4}\mathsf{HEIGHT}_{i} = \mathsf{HEIGHT}_{i} + 1, \\ \ _{4}\mathsf{POP}_{i} = 0, \\ \ _{4}\mathsf{VAL}^{\mathsf{hi}}{}_{i} = {}_{1}\mathsf{VAL}^{\mathsf{hi}}{}_{i} \\ \ _{4}\mathsf{VAL}^{\mathsf{lo}}{}_{i} = {}_{1}\mathsf{VAL}^{\mathsf{lo}}{}_{i} \\ \ _{4}\mathsf{STACK}_{i} = \mathsf{STACK}\square_{i} + 3. \end{cases}$$

- 5. $\mathsf{STACK}\square^{\nu}{}_{i} = \mathsf{STACK}\square_{i} + 3,$
- 6. $\mathsf{HEIGHT}^{\nu}_{i} = \mathsf{HEIGHT}_{i} + 1$,

1.4.7 SWAP_X-pattern

Supported instructions. The swapPattern is used by SWAP_X, $X \in \{1, 2, ..., 16\}$, instructions.

Relevant instruction decoded columns. Among all instruction decoded columns we only require the $^{\Diamond}$ INST_PARAMETER column:

INST	[♦] PAT	♦TLI	◇PARAM
SWAP_X	swapPattern	0	Х

Graphical representation. The figure below represents the swapPattern stack pattern:

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h – [♦] PARAM	h	h – [♦] PARAM	h
$_{k}$ VAL $^{hi}/_{k}$ VAL lo	v	v'	v'	v
$_k$ POP $_i$	1	1	0	0
\square_k STACK $_i$	st+1	st + 2	st + 3	st+4

Figure 1.9: The stack pattern for DUP_X instructions. We write $h = \mathsf{HEIGHT}_i$ and $\mathsf{st} = \mathsf{STACK}\square_i$.

Constraints. We collect under the swapPattern moniker the following collection of constraints:

1. First stack item:

$$\left\{ \begin{array}{l} {}_{1}\mathsf{HEIGHT}_{i} = \mathsf{HEIGHT}_{i} - {}^{\lozenge}\mathsf{PARAM}_{i}, \\ {}_{1}\mathsf{POP}_{i} = 1, \\ {}_{1}^{\square}\mathsf{STACK}_{i} = \mathsf{STACK}\square_{i} + 1. \end{array} \right.$$

2. Second stack item:

$$\begin{cases} \ _2\mathsf{HEIGHT}_i = \mathsf{HEIGHT}_i, \\ \ _2\mathsf{POP}_i = 1, \\ \ _2^\mathsf{STACK}_i = \mathsf{STACK}\square_i + 2. \end{cases}$$

3. Third stack item:

$$\begin{cases} \ _{3}\mathsf{HEIGHT}_{i} = \mathsf{HEIGHT}_{i} - ^{\lozenge}\mathsf{PARAM}_{i}, \\ _{3}\mathsf{POP}_{i} = 0, \\ _{3}\mathsf{VAL}^{\mathsf{hi}}{}_{i} = _{2}\mathsf{VAL}^{\mathsf{hi}}{}_{i} \\ _{3}\mathsf{VAL}^{\mathsf{lo}}{}_{i} = _{2}\mathsf{VAL}^{\mathsf{lo}}{}_{i} \\ _{3}\mathsf{STACK}_{i} = \mathsf{STACK}\square_{i} + 3. \end{cases}$$

4. Fourth stack item:

$$\begin{cases} {}_{4}\mathsf{HEIGHT}_{i} = \mathsf{HEIGHT}_{i} \\ {}_{4}\mathsf{POP}_{i} = 0, \\ {}_{4}\mathsf{VAL}^{\mathsf{hi}}{}_{i} = {}_{1}\mathsf{VAL}^{\mathsf{hi}}{}_{i} \\ {}_{4}\mathsf{VAL}^{\mathsf{lo}}{}_{i} = {}_{1}\mathsf{VAL}^{\mathsf{lo}}{}_{i} \\ {}_{4}^{\mathsf{LSTACK}}{}_{i} = \mathsf{STACK}\square_{i} + 4. \end{cases}$$

- 5. $\mathsf{STACK}\square^{\nu}{}_{i} = \mathsf{STACK}\square_{i} + 4,$
- 6. $\mathsf{HEIGHT}^{\nu}_{i} = \mathsf{HEIGHT}_{i}$,

1.4.8 RETURN/REVERT pattern

Supported instructions. The following stack pattern applies to

- RETURN
- REVERT

Relevant instruction decoded columns.

INST	[♦] PAT	♦TLI	[♦] FLAG ¹	CTYPE
RETURN	returnReversePattern	0	1	0
RETURN	returnReversePattern	0	1	1
REVERT	returnReversePattern	0	0	0/1

Graphical representation. The picture is the following

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
R_k HEIGHT $_i$	h	Ø	h - 1	Ø
_k VAL hi/ _k VAL lo	offset	Ø	size	(BC_ADDR)
$_k$ POP $_i$	1	Ø	1	Ø
$\begin{bmatrix} \Box \\ k \end{bmatrix}$ STACK _i	st+1	Ø	st + 2	Ø

Figure 1.10: The first stack item contains an offset in the current execution context's RAM. The second stack item is empty. The third stack item contains the size of the return data. The fourth stack item is *mostly empty*. It contains the current **BYTECODE_ADDRESS** in case of a RETURN instruction happening in a deployment context. Otherwise it is \emptyset . We write $h = HEIGHT_i$ and $STACK\Box_i = st$.

Constraints. We collect under the returnReversePattern moniker the following collection of constraints:

Stack Item $n^{\circ} 1$:

$$\begin{cases} \mbox{ HEIGHT}_i &= \mbox{ HEIGHT}_i, \\ \mbox{ POP}_i &= 1, \\ \mbox{ $^\square$STACK}_i &= \mbox{ STACK}_i + 1. \end{cases}$$

Stack Item n° 2: is left empty ₂EmptyStackItem_i;

Stack Item $n^{\circ} 3$:

$$\left\{ \begin{array}{lll} \mathsf{HEIGHT}_i &=& \mathsf{HEIGHT}_i - 1, \\ \mathsf{POP}_i &=& 1, \\ & & \mathsf{STACK}_i &=& \mathsf{STACK}\square_i + 2. \end{array} \right.$$

Stack Item $n^{\circ} 4$:

$$\begin{cases} \ _{4}\mathsf{HEIGHT}_{i} &= \ \emptyset, \\ \ _{4}\mathsf{VAL}^{\mathsf{hi}}_{i} &= \ \mathsf{BC_ADDR}^{\mathsf{hi}}_{i} \cdot {}^{\Diamond}\mathsf{FLAG}^{1}_{i} \cdot \mathsf{CTYPE}_{i}, \\ \ _{4}\mathsf{VAL}^{\mathsf{lo}}_{i} &= \ \mathsf{BC_ADDR}^{\mathsf{lo}}_{i} \cdot {}^{\Diamond}\mathsf{FLAG}^{1}_{i} \cdot \mathsf{CTYPE}_{i}, \\ \ _{4}\mathsf{POP}_{i} &= \ \emptyset, \\ \ _{4}^{\mathsf{G}}\mathsf{STACK}_{i} &= \ \emptyset \end{cases}$$

Stack stamp update: $STACK\square^{\nu}_{i} = STACK\square_{i} + 2$;

Height update: $HEIGHT^{\nu}_{i} = HEIGHT_{i} - 2$;

1.4.9 Copy pattern

Supported instructions. The following stack pattern applies to

CODECOPY

CALLDATACOPY

EXTCODECOPY

RETURNDATACOPY

Relevant instruction decoded columns. The following instruction decoded flags are used to fill the stack pattern correctly for every instruction.

INST	♦PAT	♦TLI	[♦] FLAG ¹	$^{\diamond}$ FLAG 2
CODECOPY	copyPattern	0	1	0
EXTCODECOPY	copyPattern	0	1	1
CALLDATACOPY	copyPattern	0	0	0
RETURNDATACOPY	copyPattern	0	0	1

For CALLDATACOPY and RETURNDATACOPY (i.e. ${}^{\Diamond}\mathsf{FLAG}^1=0$) the fourth column is empty. For CODECOPY (i.e. ${}^{\Diamond}\mathsf{FLAG}^1=1, {}^{\Diamond}\mathsf{FLAG}^2=0$) the fourth stack item is *mostly* empty but we stick the current code address into the value field. For EXTCODECOPY (i.e. ${}^{\Diamond}\mathsf{FLAG}^1=1, {}^{\Diamond}\mathsf{FLAG}^2=1$) the fourth stack item is populated.

Graphical representation. For this set of instructions the interpretation of ${}^{\Diamond}\mathsf{FLAG}^1$ is that it equals 1 for EXTCODECOPY only. The picture is the following:

Constraints. We collect under the copyPattern moniker the following collection of constraints:

Stack Item $n^{\circ}1$: contains the destination offset:

$$\begin{cases} \ _1 \text{HEIGHT}_i &= \ \ \text{HEIGHT}_i - \ ^\lozenge \text{FLAG}^1_{\ i} \cdot \ ^\lozenge \text{FLAG}^2_{\ i}, \\ \ _1 \text{POP}_i &= \ 1, \\ \ _1^\square \text{STACK}_i &= \ \ \text{STACK} \square_i + 1. \end{cases}$$

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h	h-1	h-2	Ø
$_k$ VAL $^{hi}/_k$ VAL lo	destOffset	(rel)offset	size	Ø
$_k$ POP $_i$	1	1	1	Ø
\bigcap_{k} STACK _i	st+1	st+2	st + 3	Ø

(CALLDATACOPY and RETURNDATACOPY)

	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
kHEIGHT i	h	h - 1	h-2	Ø
$_{k}VAL^{hi}/_{k}VAL^{lo}$	destOffset	(rel)offset	size	BC_ADDR
$_k$ POP $_i$	1	1	1	Ø

(CODECOPY)

	Stack Item 1	Stack Item 2	Stack Item 3	Stack Item 4
$_k$ HEIGHT $_i$	h-1	h-2	h — 3	h
_k VAL hi/ _k VAL lo	destOffset	(rel)offset	size	ADDR
$_k$ POP $_i$	1	1	1	1
\square_k STACK $_i$	st+1	st+2	st + 3	st + 4

(EXTCODECOPY)

Figure 1.11: The first three items one pops from stack represent the offset where to start writing, the (relative) offset of where to start reading and the size (i.e. number of bytes to read.) This is all there is when ${}^{\Diamond}\mathsf{FLAG}^1 = 0$. But for <code>EXTCODECOPY</code> (i.e. ${}^{\Diamond}\mathsf{FLAG}^1 = {}^{\Diamond}\mathsf{FLAG}^2 = 1$) there is an extra stack argument to pop: the address. For <code>CODECOPY</code> (i.e. ${}^{\Diamond}\mathsf{FLAG}^1 = 1$ and ${}^{\Diamond}\mathsf{FLAG}^2 = 0$) the fourth stack item is technically empty but we make it contain the current bytecode address. This will not perturb consistency constraints as $\mathsf{HEIGHT} = 0$. We write $\mathsf{h} = \mathsf{HEIGHT}_i$ and $\mathsf{STACK}\square_i = \mathsf{st}$.

Stack Item n° 2: contains the (naked) source offset:

$$\begin{cases} \ _2\mathsf{HEIGHT}_i &=& \mathsf{HEIGHT}_i - 1 - {}^{\diamondsuit}\mathsf{FLAG}^1{}_i \cdot {}^{\diamondsuit}\mathsf{FLAG}^2{}_i, \\ \ _2\mathsf{POP}_i &=& 1, \\ \ _2^{\square}\mathsf{STACK}_i &=& \mathsf{STACK}_{\square}{}_i + 2. \end{cases}$$

Stack Item n° 3: The third stack item contains the size:

$$\begin{cases} \ _{3}\mathsf{HEIGHT}_{i} &=& \mathsf{HEIGHT}_{i} - 2 - {}^{\lozenge}\mathsf{FLAG}^{1}{}_{i} \cdot {}^{\lozenge}\mathsf{FLAG}^{2}{}_{i}, \\ \ _{3}^{3}\mathsf{POP}_{i} &=& 1, \\ \ _{3}^{\square}\mathsf{STACK}_{i} &=& \mathsf{STACK}\square_{i} + 3. \end{cases}$$

Stack Item n° 4: The fourth stack item is empty for CALLDATACOPY and RETURNDATACOPY, mostly empty for CODECOPY and non empty for EXTCODECOPY where it contains an address popped off the stack:

1.
$$\begin{cases} {}_{4}\mathsf{HEIGHT}_{i} &=& \mathsf{HEIGHT}_{i} \cdot {}^{\lozenge}\mathsf{FLAG}^{1}{}_{i} \cdot {}^{\lozenge}\mathsf{FLAG}^{2}{}_{i} \\ {}_{4}\mathsf{POP}_{i} &=& {}^{\lozenge}\mathsf{FLAG}^{1}{}_{i} \cdot {}^{\lozenge}\mathsf{FLAG}^{2}{}_{i} \\ {}_{4}^{\square}\mathsf{STACK}_{i} &=& (\mathsf{STACK}\square_{i} + 4) \cdot {}^{\lozenge}\mathsf{FLAG}^{1}{}_{i} \cdot {}^{\lozenge}\mathsf{FLAG}^{2}{}_{i} \end{cases}$$

2. If
$$\left({^{\diamondsuit}\mathsf{FLAG}^1}_i = 1 \ \text{ and } {^{\diamondsuit}\mathsf{FLAG}^2}_i = 0 \right)$$
 then
$$\left\{ {_{4}\mathsf{VAL}^{\mathsf{hi}}}_i = \mathsf{BC_ADDR}^{\mathsf{hi}}_i \right.$$
 $_{4}\mathsf{VAL^{\mathsf{lo}}}_i = \mathsf{BC_ADDR}^{\mathsf{lo}}_i$

 $\mathbf{Stack\ stamp\ update:\ STACK}\square^{\nu}{}_{i} = \mathsf{STACK}\square_{i} + 3 + {}^{\Diamond}\mathsf{FLAG}^{1}{}_{i} \cdot {}^{\Diamond}\mathsf{FLAG}^{2}{}_{i},$

Height update: $\mathsf{HEIGHT}^{\nu}_{i} = \mathsf{HEIGHT}_{i} - 3 - \mathsf{PLAG}^{1}_{i} \cdot \mathsf{PLAG}^{2}_{i}$

1.5 Two line instruction stack patterns patterns

1.5.1 Disclaimer

The stack patterns presented in the current section 1.5 apply if and only if $STX_i = 0$.

1.5.2 LOG_X pattern

Supported instructions. The following stack pattern applies to

• LOGO • LOG3

• LOG1 • LOG4

• LOG2

Relevant instruction decoded columns. Among all instruction decoded columns we focus on the following flags:

INST	ŶPAT	[♦] PARAM	♦TLI	[♦] FLAG ¹	$^{\diamond}$ FLAG 2	[♦] FLAG ³
LOGO	logPattern	0	1	0	0	0
LOG1	logPattern	1	1	1	0	0
LOG2	logPattern	2	1	1	0	1
LOG3	logPattern	3	1	1	1	0
LOG4	logPattern	4	1	1	1	1

Graphical representation. The picture is the following

$(CT_i = 0)$	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h	Ø	h-1	Ø
$_{k}VAL^{hi}/_{k}VAL^{lo}$	offset	Ø	size	Ø
$_k$ POP $_i$	1	Ø	1	Ø
\square_k STACK $_i$	st+1	Ø	st + 2	

Figure 1.12: This table represents the stack pattern of the first row $(\mathsf{CT}_i = 0)$ of a log instruction. We write $\mathsf{h} = \mathsf{HEIGHT}_i$ and $\mathsf{st} = \mathsf{STACK}\square_i$.

$(CT_i = 1)$	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	Ø	Ø	Ø	Ø
_k VAL hi/ _k VAL lo	Ø	Ø	Ø	Ø
$_k$ POP $_i$	Ø	Ø	Ø	Ø
\square_k STACK $_i$	Ø	Ø	Ø	Ø

$(CT_i = 1)$	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
kHEIGHT i	h-2	h-3	h-4	Ø
$kVAL^{hi}/kVAL^{lo}$	topic1	topic2	topic3	Ø
$_k$ POP $_i$	1	1	1	Ø
$\begin{bmatrix} \Box_k STACK_i \end{bmatrix}$	st + 3	st + 4	st + 5	Ø

Figure 1.13: This table represents the stack pattern of the second row $(\mathsf{CT}_i = 1)$ of a LOGO and a LOG3 instruction respectively. The other logs follow the same pattern. As previously we write $\mathsf{h} = \mathsf{HEIGHT}_{i-1}$ and $\mathsf{st} = \mathsf{STACK}\square_i = \mathsf{STACK}\square_{i-1}$.

Constraints. We collect under the moniker logPattern the following collection of constraints:

1. IF
$$CT_i = 0$$
:

Stack Item n° 1: the first stack item of the first row contains the offset:

$$\begin{cases} \ _1\mathsf{HEIGHT}_i &= \ \mathsf{HEIGHT}_i, \\ \ _1\mathsf{POP}_i &= \ 1, \\ \ _1^\mathsf{STACK}_i &= \ \mathsf{STACK}_i + 1 \end{cases}$$

Stack Item n° 2: the fourth stack item of the first row is empty: ₂EmptyStackItem_i;

Stack Item n° 3: the third stack item of the first row contains the size:

$$\begin{cases} {}_{3}\mathsf{HEIGHT}_{i} &= \mathsf{HEIGHT}_{i} - 1, \\ {}_{3}\mathsf{POP}_{i} &= 1, \\ {}_{3}\mathsf{STACK}_{i} &= \mathsf{STACK}\square_{i} + 2 \end{cases}$$

Stack Item n° 4: the fourth stack item of the first row is empty: ${}_{4}$ EmptyStackItem;

Stack stamp update: STACK $\square^{\nu}_{i} = STACK\square_{i} + 2 + {}^{\Diamond}PARAM;$

Height update: $\mathsf{HEIGHT}^{\nu}_{i} = \mathsf{HEIGHT}_{i} - 2 - {}^{\Diamond}\mathsf{PARAM};$

2. **IF**
$$CT_i = 1$$
:

Stack Item " n° 5": the first stack item of the second row may contain a first topic:

$$\begin{cases} \ _1\mathsf{HEIGHT}_i &= \ (\mathsf{HEIGHT}_i - 2) \cdot {}^{\diamondsuit}\mathsf{FLAG}^1 \\ \ _1\mathsf{POP}_i &= \ {}^{\diamondsuit}\mathsf{FLAG}^1, \\ \ _1^{\square}\mathsf{STACK}_i &= \ (\mathsf{STACK}_i + 3) \cdot {}^{\diamondsuit}\mathsf{FLAG}^1 \end{cases}$$

Stack Item " n° 6": the second stack item of the second row may contain a second topic:

$$\begin{cases} \ _{2}\mathsf{HEIGHT}_{i} &=& (\mathsf{HEIGHT}_{i}-3) \cdot \left({}^{\diamondsuit}\mathsf{FLAG}^{2} + (1-{}^{\diamondsuit}\mathsf{FLAG}^{2}) \cdot {}^{\diamondsuit}\mathsf{FLAG}^{3} \right), \\ \ _{2}\mathsf{POP}_{i} &=& {}^{\diamondsuit}\mathsf{FLAG}^{2} + (1-{}^{\diamondsuit}\mathsf{FLAG}^{2}) \cdot {}^{\diamondsuit}\mathsf{FLAG}^{3}, \\ \ _{2}^{\square}\mathsf{STACK}_{i} &=& (\mathsf{STACK}_{\square}_{i}+4) \cdot \left({}^{\diamondsuit}\mathsf{FLAG}^{2} + (1-{}^{\diamondsuit}\mathsf{FLAG}^{2}) \cdot {}^{\diamondsuit}\mathsf{FLAG}^{3} \right) \end{cases}$$

Stack Item " n° 7": the third stack item of the second row may contain a third topic:

$$\begin{cases} \ _{3}\mathsf{HEIGHT}_{i} &= \ \ (\mathsf{HEIGHT}_{i} - 4) \cdot {}^{\lozenge}\mathsf{FLAG}^{2}, \\ \ _{3}^{3}\mathsf{POP}_{i} &= \ \ {}^{\lozenge}\mathsf{FLAG}^{2}, \\ \ _{3}^{\square}\mathsf{STACK}_{i} &= \ \ (\mathsf{STACK}\square_{i} + 5) \cdot {}^{\lozenge}\mathsf{FLAG}^{2} \end{cases}$$

Stack Item " $n^{\circ} 8$ ": the fourth stack item of the second row may contain a fourth topic:

$$\begin{cases} \ _{4}\mathsf{HEIGHT}_{i} &= \ (\mathsf{HEIGHT}_{i} - 5) \cdot {}^{\diamondsuit}\mathsf{FLAG}^{2} \cdot {}^{\diamondsuit}\mathsf{FLAG}^{3}, \\ \ _{4}^{4}\mathsf{POP}_{i} &= \ {}^{\diamondsuit}\mathsf{FLAG}^{2} \cdot {}^{\diamondsuit}\mathsf{FLAG}^{3}, \\ \ _{4}^{\Box}\mathsf{STACK}_{i} &= \ (\mathsf{STACK}\square_{i} + 6) \cdot {}^{\diamondsuit}\mathsf{FLAG}^{2} \cdot {}^{\diamondsuit}\mathsf{FLAG}^{3}, \end{cases}$$

1.5.3 Call pattern

Supported instructions. The following stack pattern applies to all "call instructions" i.e. the instructions below:

• CALL

• DELEGATECALL

• CALLCODE

• STATICCALL

Relevant instruction decoded columns. Among all instruction decoded columns we focus on the following flags:

INST	♦PAT	♦TLI	[♦] FLAG ¹	[♦] FLAG ²
CALL	callPattern	1	1	0
CALLCODE	callPattern	1	1	1
DELEGATECALL	callPattern	1	0	0
STATICCALL	callPattern	1	0	1

The interpretation is the following: call instructions w with ${}^{\Diamond}\mathsf{FLAG}^1 = 1$ have $\delta_w^{\mathbf{zk}} = \delta_w = 7$ and those with ${}^{\Diamond}\mathsf{FLAG}^1 = 0$ have $\delta_w^{\mathbf{zk}} = \delta_w = 6$ (and all call instructions have $\alpha_w^{\mathbf{zk}} = \alpha_w = 1$.) Though the stack pattern does not depend on it, we recall here the interpretation of the second flag ${}^{\Diamond}\mathsf{FLAG}^2$: it differentiate between CALL and CALLCODE as well as between DELEGATECALL and STATICCALL.

Graphical representation. We represent the stack pattern when ${}^{\Diamond}\mathsf{FLAG}^1 = 0$ is in figure ?? and similarly for ${}^{\Diamond}\mathsf{FLAG}^1 = 0$ see figure ??.

$CT_i = 0$	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h-2	h-4	h-3	h-5
_k VAL hi/ _k VAL lo	CDO	R@O	CDS	R@C
$_k$ POP $_i$	1	1	1	1
\square_k STACK _i	st+1	st + 2	st + 3	st + 4

$CT_i = 1$	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
kHEIGHT i	h	h - 1	Ø	h-5
_k VAL hi/ _k VAL lo	gas	address	Ø	success
$_{i}POP_{i}$	1	1	Ø	0
k'	_	_	"	

Figure 1.14: The above represents the stack pattern for ${}^{\Diamond}\mathsf{FLAG}^1 = 0$ (i.e. for DELEGATECALL and STATICCALLCODE instructions). We write $\mathsf{h} = \mathsf{HEIGHT}_i$ and $\mathsf{STACK}\square_i = \mathsf{st}$.

Constraints. We collect under the moniker callPattern the following collection of constraints:

1. IF
$$CT_i = 0$$
:

Stack Item n° 1: the first stack item of the first row of the instruction:

$$\begin{cases} \ _1\mathsf{HEIGHT}_i &=& \mathsf{HEIGHT}_i - 2 - {}^{\diamondsuit}\mathsf{FLAG}^1{}_i, \\ \ _1^{\mathsf{POP}}_i &=& 1, \\ \ _1^{\square}\mathsf{STACK}_i &=& \mathsf{STACK}\square_i + 1. \end{cases}$$

$CT_i = 0$	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h-3	h-5	h-4	h-6
_k VAL hi/ _k VAL lo	CDO	R@O	CDS	R@C
$_k$ POP $_i$	1	1	1	1
\Box_k^{\square} STACK $_i$	st+1	st + 2	st + 3	st+4

$CT_i = 1$	Stack Stack		Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h	h-1	h-2	h-6
$kVAL^{hi}/kVAL^{lo}$	gas	address	value	success
$_k$ POP $_i$	1	1	1	0
\square_k STACK $_i$	st + 5	st+6	st+7	st + 8

Figure 1.15: The above represents the stack pattern for ${}^{\Diamond}\mathsf{FLAG}^1=1$ (i.e. for CALL and CALLCODE instructions). Recall that CDO, R@O, CDS, R@C are short hand for CALLDATA_OFFSET, RETURN@OFFSET, CALLDATA_SIZE, RETURN@CAPACITY respectively. We write $\mathsf{h}=\mathsf{HEIGHT}_i$ and $\mathsf{STACK}\square_i=\mathsf{st}$.

Stack Item n° 2: the second stack item of the first row of the instruction:

$$\begin{cases} \ _2\mathsf{HEIGHT}_i &=& \mathsf{HEIGHT}_i - 4 - {}^{\diamondsuit}\mathsf{FLAG}^1{}_i, \\ \ _2\mathsf{POP}_i &=& 1, \\ \ _2^{\square}\mathsf{STACK}_i &=& \mathsf{STACK}\square_i + 2. \end{cases}$$

Stack Item n° 3: the third stack item of the first row of the instruction:

$$\left\{ \begin{array}{ll} {}_{3}\mathrm{HEIGHT}_{i} &=& \mathrm{HEIGHT}_{i} - 3 - {}^{\lozenge}\mathrm{FLAG}^{1}{}_{i}, \\ {}_{3}\mathrm{POP}_{i} &=& 1, \\ {}_{3}^{\square}\mathrm{STACK}_{i} &=& \mathrm{STACK}\square_{i} + 3. \end{array} \right.$$

Stack Item n° 4: the fourth stack item of the first row of the instruction:

$$\begin{cases} \ _{4}\mathsf{HEIGHT}_{i} &=& \mathsf{HEIGHT}_{i} - 5 - {}^{\lozenge}\mathsf{FLAG}^{1}_{i}, \\ \ _{4}^{4}\mathsf{POP}_{i} &=& 1, \\ \ _{3}^{\square}\mathsf{STACK}_{i} &=& \mathsf{STACK}_{\square}_{i} + 4. \end{cases}$$

 $\begin{aligned} \textbf{Stack stamp update:} \ \ & \mathsf{STACK}\square^{\nu}{}_{i} = \mathsf{STACK}\square_{i} + 7 + {}^{\diamondsuit}\mathsf{FLAG}^{1}{}_{i}; \\ & \mathbf{Height update:} \ \ \mathsf{HEIGHT}^{\nu}{}_{i} = \mathsf{HEIGHT}_{i} - 5 - {}^{\diamondsuit}\mathsf{FLAG}^{1}; \end{aligned}$

2. IF $CT_i = 1$:

Stack Item " n° 5": the first stack item of the second row of the instruction:

$$\begin{cases} {}_{1}\mathsf{HEIGHT}_{i} &=& \mathsf{HEIGHT}_{i}, \\ {}_{1}\mathsf{POP}_{i} &=& 1, \\ {}_{1}^{\square}\mathsf{STACK}_{i} &=& \mathsf{STACK}_{\square}_{i} + 5. \end{cases}$$

Stack Item " n° 6": the second stack item of the second row of the instruction:

$$\begin{cases} \ _2\mathsf{HEIGHT}_i &=& \mathsf{HEIGHT}_i-1, \\ \ _2\mathsf{POP}_i &=& 1, \\ \ _2^\mathsf{STACK}_i &=& \mathsf{STACK}\square_i+6. \end{cases}$$

Stack Item " n° 7": the third stack item of the second row of the instruction:

$$\begin{cases} \ _{3}\mathsf{HEIGHT}_{i} &= \ \ (\mathsf{HEIGHT}_{i}-2) \cdot {}^{\diamondsuit}\mathsf{FLAG}^{1}{}_{i}, \\ \ _{3}\mathsf{POP}_{i} &= \ \ {}^{\diamondsuit}\mathsf{FLAG}^{1}{}_{i}, \\ \ _{3}^{\square}\mathsf{STACK}_{i} &= \ \ (\mathsf{STACK}_{\square}{}_{i}+7) \cdot {}^{\diamondsuit}\mathsf{FLAG}^{1}{}_{i}. \end{cases}$$

Stack Item " $n^{\circ} 8$ ": the fourth stack item of the second row of the instruction:

$$\begin{cases} \ _{4}\mathsf{HEIGHT}_{i} &=& \mathsf{HEIGHT}_{i} - 5 - {}^{\lozenge}\mathsf{FLAG}^{1}{}_{i}, \\ \ _{4}^{4}\mathsf{POP}_{i} &=& 0, \\ \ _{4}^{\square}\mathsf{STACK}_{i} &=& \mathsf{STACK}_{\square}{}_{i} + 7 + {}^{\lozenge}\mathsf{FLAG}^{1}{}_{i}. \end{cases}$$

1.5.4 Create pattern

Supported instructions. The stack pattern we describe below applies to both creation instructions:

• CREATE • CREATE2

Although the CREATE instruction has $(\delta_w^{zk}, \alpha_w^{zk}) = (\delta_w, \alpha_w) = (3, 1)$ and would thus fit into a single row of the execution trace $(\delta_w^{zk} + \alpha_w^{zk} = 4)$ we have chosen a unified approach to both create instructions.

Relevant instruction decoded columns. Among all instruction decoded columns we focus on the following flags:

INST	♦PAT	♦TLI	$^{\diamond}$ FLAG 1
CREATE	createPattern	1	0
CREATE2	createPattern	1	1

Graphical representation. We represent the stack pattern for CREATE instructions (i.e. ${}^{\Diamond}\mathsf{FLAG}^1 = 0$) in figure ?? and that for CREATE2 instructions (i.e. ${}^{\Diamond}\mathsf{FLAG}^1 = 1$) in figure ??.

$CT_i = 0$	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h-1	Ø	h-2	h-2
$kVAL^{hi}/kVAL^{lo}$	offset	Ø	size	address (or 0)
$_k$ POP $_i$	1	Ø	1	0
$\bigcap_{k}^{\square} STACK_i$	st+1	Ø	st+2	st + 3

$CT_i = 1$	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	Ø	Ø	h	Ø
$_k$ VAL $^{hi}/_k$ VAL lo	Ø		value	Ø
$_k$ POP $_i$	Ø	Ø	1	Ø
\square_k STACK $_i$	Ø	Ø	st + 4	Ø

Figure 1.16: The above represents the stack pattern for ${}^{\Diamond}\mathsf{FLAG}^1 = 0$ (i.e. for CREATE instructions). We write $\mathsf{h} = \mathsf{HEIGHT}_i$ and $\mathsf{STACK}\square_i = \mathsf{st}$.

$CI_i = 0$	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
$_k$ HEIGHT $_i$	h-1	h-3	h-2	h-3
$k VAL^{hi}/k VAL^{lo}$	offset	salt	size	address (or 0)
$_k$ POP $_i$	1	1	1	0
$\begin{bmatrix} \Box_k STACK_i \end{bmatrix}$	st+1	st + 2	st + 3	st+4

$CT_i = 1$	Stack	Stack	Stack	Stack
	Item 1	Item 2	Item 3	Item 4
kHEIGHT i	Ø	Ø	h	Ø
$\sqrt{k} VAL^{hi}/\sqrt{k} VAL^{lo}$	Ø	Ø	value	Ø
$_k$ POP $_i$	Ø	Ø	1	Ø
$\lceil \frac{\square}{k} STACK_i \rceil$	Ø	Ø	st + 5	Ø

Figure 1.17: The above represents the stack pattern for ${}^{\Diamond}\mathsf{FLAG}^1=1$ (i.e. for CREATE2 instructions). We write $\mathsf{h}=\mathsf{HEIGHT}_i$ and $\mathsf{STACK}\square_i=\mathsf{st}$.

Constraints. We collect under the moniker createPattern the following collection of constraints:

1. IF
$$CT_i = 0$$
:

Stack Item n° 1: the first stack item of the first row of the instruction:

$$\begin{cases} \ _1\mathsf{HEIGHT}_i &= \ \mathsf{HEIGHT}_i - 1, \\ \ _1\mathsf{POP}_i &= \ 1, \\ \ _1\mathsf{STACK}_i &= \ \mathsf{STACK}_i + 1. \end{cases}$$

Stack Item n° 2: the second stack item of the first row of the instruction:

$$\begin{cases} \ _2\mathsf{HEIGHT}_i &= \ (\mathsf{HEIGHT}_i - 3) \cdot {}^{\diamondsuit}\mathsf{FLAG}^1{}_i \\ \ _2\mathsf{POP}_i &= \ {}^{\diamondsuit}\mathsf{FLAG}^1{}_i, \\ \ _2^{\square}\mathsf{STACK}_i &= \ (\mathsf{STACK}_{l} + 2) \cdot {}^{\diamondsuit}\mathsf{FLAG}^1{}_i. \end{cases}$$

Stack Item n° 3: the third stack item of the first row of the instruction:

$$\begin{cases} {}_{3}\mathsf{HEIGHT}_{i} &= \mathsf{HEIGHT}_{i} - 2, \\ {}_{3}\mathsf{POP}_{i} &= 1, \end{cases}$$
$${}_{3}^{\square}\mathsf{STACK}_{i} &= \mathsf{STACK}_{\square} + 2 + {}^{\lozenge}\mathsf{FLAG}_{i}^{1}.$$

Stack Item $n^{\circ}4$: the fourth stack item of the first row of the instruction:

$$\begin{cases} \ _{4}\mathsf{HEIGHT}_{i} &=& \mathsf{HEIGHT}_{i} - 2 - {}^{\diamondsuit}\mathsf{FLAG}^{1}{}_{i}, \\ \ _{4}\mathsf{POP}_{i} &=& 0, \\ \ _{4}^{\square}\mathsf{STACK}_{i} &=& \mathsf{STACK}_{\square}{}_{i} + 3 + {}^{\diamondsuit}\mathsf{FLAG}^{1}{}_{i}. \end{cases}$$

 $\mathbf{Stack\ stamp\ update:\ STACK}\square^{\nu}{}_{i} = \mathsf{STACK}\square_{i} + 4 + {}^{\Diamond}\mathsf{FLAG}^{1};$

Height update: $\mathsf{HEIGHT}^{\nu}_{i} = \mathsf{HEIGHT}_{i} - 2 - \mathsf{FLAG}^{1}$;

2. IF
$$CT_i = 1$$
:

Stack Item " n° 5": the first stack item of the second row of the instruction is always empty: __1EmptyStackItem;

Stack Item " n° 6": the second stack item of the second row of the instruction is always empty: ₂EmptyStackItem;

Stack Item " n° 7": the third stack item of the second row of the instruction satisfies:

$$\begin{cases} \ _{3}\mathsf{HEIGHT}_{i} &=& \mathsf{HEIGHT}_{i}, \\ \ _{3}\mathsf{POP}_{i} &=& 1, \\ \ _{3}^{\square}\mathsf{STACK}_{i} &=& \mathsf{STACK}_{\square}_{i} + 4 + {}^{\lozenge}\mathsf{FLAG}^{1}_{i}. \end{cases}$$

Stack Item " n° 8": the fourth stack item of the second row of the instruction is always empty: ₄EmptyStackItem;

1.6 Constraints

1.6.1 Stack consistency

This section describes the consistency constraints that ensure that any stack item excavated from the stack of a given execution context at a given height coincides with the last stack item pushed onto the same execution context's stack at the same height. We introduce some interleaved columns:

- 1. $\mathsf{CN}^{\boxplus 4} = \mathsf{CN} \boxplus \mathsf{CN} \boxplus \mathsf{CN} \boxplus \mathsf{CN} \boxplus \mathsf{CN}$
- 2. $_{1234}$ HEIGHT $\equiv _{1}$ HEIGHT $\boxplus _{2}$ HEIGHT $\boxplus _{3}$ HEIGHT $\boxplus _{4}$ HEIGHT
- 3. $_{1234}^{\square}$ STACK $\boxplus _{2}^{}$ STACK $\boxplus _{4}^{}$ STACK $\boxplus _{4}^{}$ STACK
- $4. _{1234}POP = _{1}POP \boxplus _{2}POP \boxplus _{3}POP \boxplus _{4}POP$
- 5. $_{1234}VAL^{hi} = {}_{1}VAL^{hi} \boxplus {}_{2}VAL^{hi} \boxplus {}_{3}VAL^{hi} \boxplus {}_{4}VAL^{hi}$
- 6. $_{1234}\text{VAL}^{\text{lo}} = {_{1}\text{VAL}^{\text{lo}}} \boxplus {_{2}\text{VAL}^{\text{lo}}} \boxplus {_{3}\text{VAL}^{\text{lo}}} \boxplus {_{4}\text{VAL}^{\text{lo}}}$

This contains some meaningless rows: the rows i with $\mathsf{CN}_i^{\boxplus 4} = 0$ correspond to padding; the rows i with $\mathsf{1234}\mathsf{HEIGHT}_i = 0$ correspond to empty stack items. Consider a row permutation $\mathsf{X} \mapsto [X]^{\mathsf{X4}}$ such that

$$\left(\left[\mathsf{CN}^{\boxplus 4}\right]^{\mathbf{x}}, \left[_{1234}\mathsf{HEIGHT}\right]^{\mathbf{x}}, \left[_{1234}^{\square}\mathsf{STACK}\right]^{\mathbf{x}} \right)$$

are in lexicographically order.

1. If $\left(\left[\mathsf{CN}^{\boxtimes 4}\right]_{i+1}^{\mathbf{x}} = 0 \text{ or } \left[_{1234}\mathsf{HEIGHT}\right]_{i+1}^{\mathbf{x}} = 0\right)$ we don't impose any consistency constraints;

2.
$$\mathbb{P}\left(\left[\mathsf{CN}^{\boxplus 4}\right]_{i+1}^{\mathbf{x}} \neq 0 \text{ and } \left[_{1234}\mathsf{HEIGHT}\right]_{i+1}^{\mathbf{x}} \neq 0\right)$$
 then

(a) II

$$\begin{cases} \left[\mathsf{CN}^{\boxplus 4}\right]_{i+1}^{\mathbf{x}} = \left[\mathsf{CN}^{\boxplus 4}\right]_{i}^{\mathbf{x}} \\ & \text{AND} \\ \left[_{1234}\mathsf{HEIGHT}\right]_{i+1}^{\mathbf{x}} = \left[_{1234}\mathsf{HEIGHT}\right]_{i}^{\mathbf{x}} \end{cases}$$

THEN

i.
$$[_{1234}POP]_{i+1}^{x} + [_{1234}POP]_{i}^{x} = 1$$
,

ii. IF
$$\begin{bmatrix} 1234 \text{POP} \end{bmatrix}_{i+1}^{\mathbf{x}} = 1$$
 THEN

$$\begin{cases}
\begin{bmatrix} \left[_{1234} VAL^{hi}\right]_{i+1}^{x} = \left[_{1234} VAL^{hi}\right]_{i}^{x} \\ \left[_{1234} VAL^{lo}\right]_{i+1}^{x} = \left[_{1234} VAL^{lo}\right]_{i}^{x}
\end{bmatrix}
\end{cases}$$

In other words, the binary flag column $[_{1234}POP]^{\chi}$ at a given height oscillates (we push, pop, push, pop, push, etc...); when popping an item (i.e. when $[_{1234}POP]^{\chi}_{i+1} = 1$), we retrieve the value previously pushed at that height;

(b)
$$\left\{ \begin{bmatrix} \mathsf{CN}^{\boxplus 4} \end{bmatrix}_{i+1}^{\mathbf{x}} \neq \left[\mathsf{CN}^{\boxplus 4} \right]_{i}^{\mathbf{x}} \\ & \mathsf{OR} \\ \left[_{1234} \mathsf{HEIGHT} \right]_{i+1}^{\mathbf{x}} \neq \left[_{1234} \mathsf{HEIGHT} \right]_{i}^{\mathbf{x}} \right\}^{\mathsf{THEN}} \left[_{1234} \mathsf{POP} \right]_{i+1}^{\mathbf{x}} = 0$$

i.e. the first time we encounter a given (nonzero) height of a (nonzero) context it is to push an item at that height (not to pop a nonexisting item).

Program counter, PUSHes and JUMPs) 1.6.2

The PC is updated both in the temporal execution trace and in a reordered execution trace (to resume execution where it left off when executing a CREATE-type instruction or a CALL-type instruction.) The constraints below detail the "extraordinary" or "unusual" updates to the program counter induced by PUSH-type instructions and JUMP-type instructions. To this end we introduce a column PC^{ν} that stores the expected new program counter. This expected new program counter isn't necessarily the next value of the program counter. Indeed exceptions may impose an abrupt execution context switch.

The constraints below are written under the assumption that $\mathsf{CN}_i \neq 0$.

- 1. IF $^{\Diamond}$ PUSH $\square_i = 1$ THEN
 - (a) Put the push argument on stack:

$$\left\{ \begin{array}{l} {}_{4}\mathsf{VAL}^{\mathsf{hi}}{}_{i} = \langle \mathsf{PUSH_VALUE}^{\mathsf{hi}} \rangle_{i} \\ {}_{4}\mathsf{VAL}^{\mathsf{lo}}{}_{i} = \langle \mathsf{PUSH_VALUE}^{\mathsf{lo}} \rangle_{i} \end{array} \right.$$

- (b) We set the *expected* new program counter: $PC_i^{\nu} = PC_i + 1 + {}^{\Diamond}PUSH_PARAM_i$.
- 2. IF \Diamond JUMP $\bowtie_i = 1$ the following sets the *expected* new program counter:
 - (a) \mathbb{I} $\langle \mathsf{INST} \rangle_i = \mathsf{JUMP}^9$ THEN
 - i. We set the *expected* new program counter:

$$\left\{ \begin{array}{l} \text{ IIF } \mathsf{JOOB}_i = 1 \text{ THEN } \mathsf{PC}_i^\nu = \mathsf{CODESIZE}_i \\ \text{ IIF } \mathsf{JOOB}_i = 0 \text{ THEN } \mathsf{PC}_i^\nu = {}_1\mathsf{VAL}^{\mathsf{lo}}_i \end{array} \right.$$

ii. If the jump is carried out (and not thwarted by an exception) we check its validity, i.e. $\mathsf{CN}_{i+1} = \mathsf{CN}_i$ THE

$$\left\{ \begin{array}{l} \text{HF } \langle \mathsf{INST} \rangle_{i+1} = \mathsf{JUMPDEST THEN JUMPX}_{i+1} = 0 \\ \text{HF } \langle \mathsf{INST} \rangle_{i+1} \neq \mathsf{JUMPDEST THEN JUMPX}_{i+1} = 1 \end{array} \right.$$

- (b) $\mathbf{IF} \langle \mathsf{INST} \rangle_i = \mathsf{JUMPI}^{10} \mathsf{THEN}$
 - i. We set the expected new program counter:

A. If
$$\binom{4}{4}\mathsf{VAL^{hi}}_i = 0$$
 AND ${}_4\mathsf{VAL^{lo}}_i = 0$ THEN $\mathsf{PC}_i^{\nu} = 1 + \mathsf{PC}_i$ (no jump is triggered);
B. If $\binom{4}{4}\mathsf{VAL^{hi}}_i \neq 0$ OR ${}_4\mathsf{VAL^{lo}}_i \neq 0$ THEN

$$\begin{cases} \text{ If } \mathsf{JOOB}_i = 1 \text{ THEN } \mathsf{PC}_i^{\nu} = \mathsf{CODESIZE}_i \\ \text{ If } \mathsf{JOOB}_i = 0 \text{ THEN } \mathsf{PC}_i^{\nu} = {}_1\mathsf{VAL}^{\mathsf{lo}}_i \end{cases}$$

furthermore, if the jump is carried out (and not thwarted by an exception) we check its validity, i.e. $\mathbf{I}^{r} \mathsf{CN}_{i+1} = \mathsf{CN}_{i}$

$$\left\{\begin{array}{l} \text{IIF } \langle \mathsf{INST} \rangle_{i+1} = \mathsf{JUMPDEST} \text{ THEN } \mathsf{JUMPX}_{i+1} = 0 \\ \text{IIF } \langle \mathsf{INST} \rangle_{i+1} \neq \mathsf{JUMPDEST} \text{ THEN } \mathsf{JUMPX}_{i+1} = 1 \end{array}\right.$$

Note that the JOOB flag is justified in the rare checks module.

⁸outOfGas or stackUnderflow for JUMP-type instructions, outOfGas or stackOverflow for PUSH-type instructions ⁹In implementation we should use "IF $\langle \mathsf{INST} \rangle_i \neq \mathsf{JUMPI}$ " instead.

3. Let us (and just this once) write $\mathsf{UPCU} = {}^{\Diamond}\mathsf{PUSH} \bowtie + {}^{\Diamond}\mathsf{JUMP} \bowtie$ where UPCU is shorthand for "Unusual Program Counter Update". Then we ask that

IF
$$\mathsf{UPCU}_i = 0$$
 THEN $\mathsf{PC}_i^{\nu} = 1 + \mathsf{PC}_i$

We give some context as to the " $PC_{i+1} = CODESIZE_i$ " constraint. First, remark that the CODESIZE is indeed available (it is a column in the call stack). Secondly, recall that in our padding of the bytecode in the ROM module, we always append at least 32 zero bytes (0x00) after the end of the bytecode; in case of an out of bounds jump the zk-evm jumps to PC = CODESIZE and the associated opcode will be 0x00 (not a JUMPDEST.)

The correct retrieval of the context's program counter the reentrance into the current context after a CALL-type instruction or CREATE-type instruction is most easily expressed after reordering of the execution trace. To that effect, consider a reordering of the columns $X \mapsto [X]^{x}$ such that

$$\left(\left[\mathsf{CN} \right]^{\mathsf{x};}, \left[\mathsf{STACK} \Box \right]^{\mathsf{x};} \right) \ \equiv \ \mathrm{lex. \ ordered}$$

We drop the $\mathsf{CN}_{i+1} \neq 0$ assumption and replace it with:

The constraints below are written under the assumption that $[CN]_{i+1}^{\infty} \neq 0$.

1. IF
$$\left[\mathsf{CN}_{i+1}\right]^{\mathbf{Z}} = \left[\mathsf{CN}_{i}\right]^{\mathbf{Z}}$$
 THEN

$$\left[\mathsf{PC}_{i+1}
ight]^{oldsymbol{arkappa}} = \left[\mathsf{PC}_{i}^{
u}
ight]^{oldsymbol{arkappa}}$$

2.
$$\operatorname{IP}\left[\mathsf{CN}_{i+1}\right]^{\mathsf{x}\mathsf{z}} \neq \left[\mathsf{CN}_{i}\right]^{\mathsf{x}\mathsf{z}}$$
 THEN $\left[\mathsf{PC}_{i+1}\right]^{\mathsf{x}\mathsf{z}} = 0$.

Note: we could just as well express the constraints for jump and push instructions in the standard time ordered version of the execution trace. This would be more economical and their expression would be *precisely the same*, just without the ordered columns. The (context, stamp) sorted version is useful for updating the program counter in a context switch, i.e. some variation of CALL or CREATE.

1.6.3 Miscellaneous flags

The **VALTF**

We specify the VALTF column (short for VALUE_TRANSFER_FLAG). It is a binary flag which equals 1 iff the instruction is a CALL-type instruction which transfers value. Recall that for the callPattern the third stack item on the second row contains the value argument (if any) of the CALL-type instruction. With this in mind, VALTF is defined by

1. IF
$$^{\Diamond}$$
 CALL $\bowtie_i = 0$ THEN VALTF $= 0$

2. IF
$$\diamond$$
 CALL $\bowtie_i = 1$ THEN

(a) IF
$$_3$$
VAL $_{i+1}^{lo} = 0$ THEN VALTF $_i = 0$

(b) If
$$_3\text{VAL}^{\text{lo}}{}_{i+1} \neq 0$$
 then $\text{VALTF}_i = 1$

The ACCOUNT_HAS_BALANCE_FLAG

We specify the ACCHB flag. Its specification is simple:

$$\left\{ \begin{array}{l} \text{II'} \ \mathsf{BALANCE}_i = 0 \ \text{THEN} \ \mathsf{ACCHB}_i = 0 \\ \text{II'} \ \mathsf{BALANCE}_i \neq 0 \ \text{THEN} \ \mathsf{ACCHB}_i = 1 \end{array} \right.$$

1.6.4 Gas

This section deals with the gas in the hub. Gas is a complex topic. Instructions come with a static gas cost which is instruction decoded from $\langle \mathsf{INST} \rangle$. Instructions may incur extra costs which are computed as a combination of the following we enumerate here:

Arithmetic. The EXP opcode incurs a dynamic cost $G_{\text{expbyte}} \cdot \mathbf{n}$ where \mathbf{n} is 0 is the exponent \mathbf{e} is 0, and $\lfloor \log_{256}(\mathbf{e}) \rfloor$ otherwise. This dynamic gas cost is made available in the ALU_DYNAMIC_GAS column (which is justified in the ALU module.)

Storage. SLOAD and SSTORE (especially) have complex pricing; the gas cost is computed in the storage module and made available in the STOG column (it is justified in the storage module.)

Memory Expansion. The memory expansion cost is made available in the Δ MXC column (which is justified in the memory expansion module.)

Linear cost. Certain instructions charge an extra fee that is linear in a size argument. Complexity arises from the fact that these sizes may be measured in bytes or in EVM words. For the latter case the Hub contains a SIZE_IN_EVM_WORDS column (which is justified in the memory expansion module.)

CALL costs CALL-type instructions come with extra costs not found elsewhere:

Transfer cost. CALLs which transfer funds cost $G_{\text{callvalue}} = 9000 \text{ more.}$

Address warmth. CALLs to warm addresses cost less; warmth of an address is justified in the

The first requirement which we impose is that gas columns ought to be counter constant

1. IF
$$CT_{i+1} \neq 0^{11}$$
 THEN

$$\begin{cases} \mathsf{GAS}_{i+1}^{\omega} = \mathsf{GAS}_{i}^{\omega} \\ \mathsf{GAS}_{i+1}^{\rho} = \mathsf{GAS}_{i}^{\rho} \\ \mathsf{GAS}_{i+1}^{\kappa} = \mathsf{GAS}_{i}^{\kappa} \\ \mathsf{GAS}_{i+1}^{\nu} = \mathsf{GAS}_{i}^{\nu} \end{cases}$$

As a consequence we impose gas to be computed once per instruction, precisely when $\mathsf{CT}_i = 0$. We therefore impose that

The remainder of this section is written under the assumption
$$\mathsf{CT}_i = 0$$
.

The hub computes gas as follows. From the point of view of the hub, the initial gas is imported from block data. It defines the first value of GAS^ω within a transaction. Every instruction induces gas depletion as follows:

$$\mathsf{GAS}^{\omega} \xrightarrow{(1)} \mathsf{GAS}^{\rho} \xrightarrow{(2)} \mathsf{GAS}^{\kappa} \xrightarrow{(3)} \mathsf{GAS}^{\nu}$$

Steps (1) and (2) could easily be combined into a single step (thus rendering the GAS^ρ column obsolete.) Every time a halting instruction is executed which doesn't put an end to the transaction (but only switches from the current context to its parent context) the descendant context receives a gas refund. We thus impose the following constraints:

2. IF
$$TX\#_i \neq 0$$
 AND $TX\#_i = TX\#_{i+1}$ THEN

In other words: if the previously executed instruction was a halting operation and it didn't trigger an exception the "old gas" of the parent context receives a refund which is equal to the descendant context's remaining gas

¹¹I.e. **IF** $CT_{i+1} = 1$

The second step is about subtracting static and dynamic gas costs:

3. IF $TX\#_i \neq 0$ THEN

$$\begin{aligned} \mathsf{GAS}_i^{\kappa} &= \mathsf{GAS}_i^{\rho} - {}^{\Diamond}\mathsf{STATG}_i & (1.1) \\ &- {}^{\Diamond}\mathsf{ALU} \bowtie_i \cdot G_{\mathsf{expbyte}} \cdot \mathsf{EXPONENT_SIZE_IN_BYTES}_i & (1.2) \\ &- {}^{\Diamond}\mathsf{STO} \bowtie_i \cdot \mathsf{STOG}_i & (1.3) \\ &- {}^{\Diamond}\mathsf{WRM} \bowtie_i \cdot \begin{bmatrix} \mathsf{WARM}_i \cdot (1 - {}^{\Diamond}\mathsf{SELFDESTRUCT_FLAG}_i) \cdot G_{\mathsf{warmaccess}} \\ &+ (1 - \mathsf{WARM}_i) \cdot G_{\mathsf{coldaccountaccess}} \end{bmatrix} & (1.4) \\ &- {}^{\Diamond}\mathsf{CALL} \bowtie_i \cdot \mathsf{VALTF}_i \cdot \begin{bmatrix} \mathsf{DEAD_FLAG}_i \cdot G_{\mathsf{newaccount}} & (a) \\ &+ G_{\mathsf{callvalue}} & (b) \end{bmatrix} & (1.5) \\ &- {}^{\Diamond}\mathsf{MXP} \bowtie_i \cdot \Delta \mathsf{MXC}_i & (1.6) \\ &- {}^{\Diamond}\mathsf{COPY} \bowtie_i \cdot G_{\mathsf{copy}} \cdot \mathsf{SEVMW}_i & (1.7) \\ &- {}^{\Diamond}\mathsf{HASH_FLAG}_i \cdot G_{\mathsf{keccak256word}} \cdot \mathsf{SEVMW}_i & (1.8) \\ &- {}^{\Diamond}\mathsf{COG} \bowtie_i \cdot G_{\mathsf{logdata}} \cdot {}_3\mathsf{VAL}^{\mathsf{lo}}_i & (1.9) \\ &- {}^{\Diamond}\mathsf{RETURN} \bowtie_i \cdot \mathsf{CTYPE}_i \cdot G_{\mathsf{codedeposit}} \cdot {}_3\mathsf{VAL}^{\mathsf{lo}}_i & (1.10) \\ &- {}^{\Diamond}\mathsf{SELFDESTRUCT_FLAG}_i \cdot \mathsf{ACCHB}_i \cdot G_{\mathsf{newaccount}} \cdot {}_3\mathsf{VAL}^{\mathsf{lo}}_i & (1.11) \end{aligned}$$

We provide some details. (1) accounts for static gas; static gas is justified against the **instruction decoder** (as is evident from the $^{\Diamond}$) (2) accounts for the dynamic gas cost associated with exponentiation; the EXPONENT_SIZE_IN_BYTES column is justified in the **RAM module**; it is zero unless the instruction is EXP i.e. exponentiation mod 2^{256} ; (3) accounts for the dynamic gas cost of storage instructions; the STOG column is justified in the **storage module**; (4) accounts for costs associated with access costs of accounts; the WARM flag is justified in the **warmth module**; (5) accounts for extraordinary costs associated with CALL-type instructions; there is (a) the cost associated with CALLing upon a non existent account (b) the cost associated with a value transfer; (6) accounts for memory expansion costs; the Δ MXC column is justified in the **memory expansion module**; (7) accounts for "copy" instructions¹² which encur a linear cost in the number of evm words copied; (8) accounts for operations that hash a slice of memory¹³ and incur a linear cost in the number of evm words hashed; (9) accounts for the portion of log pricing that is linear in the number of bytes to log; (10) accounts for code deployment costs: they are paid when encountering a RETURN instruction (i.e $^{\Diamond}$ RETURN \bowtie = 1) in a deployment context (i.e. CTYPE_i = 1.) Notations for gas constants (G_{expbyte} etc...) are taken from the Ethereum Yellow Paper.

The next step in the gas computation is to compute the "new gas". The main complication arises with CALL-type and CREATE-type instructions. The Gas modules exists precisely to justify the gas endowment in these cases:

4. If
$$\mathsf{TX}\#_i \neq 0$$
 then
$$\mathsf{GAS}_i^\nu = \mathsf{GAS}_i^\kappa \ - \ ^\lozenge \mathsf{CALL} \bowtie \cdot \mathsf{GAS}_i^\varepsilon \\ - \ ^\lozenge \mathsf{CREATE} \bowtie \cdot \mathsf{GAS}_i^\varepsilon$$

¹²i.e. RETURNDATACOPY, CALLDATACOPY, CODECOPY and EXTCODECOPY

¹³i.e. SHA3 and CREATE2

1.7 Workflow

1.7.1 Module selectors

Stamp counter-constancy constraints

Recall that a column X is counter-constant if $\mathsf{CT}_i \neq 0 \implies \mathsf{X}_i = \mathsf{X}_{i-1}$, see section 1.2.2. We impose counter-constancy constraints on "module stamp" columns:

1. ACC□	6. KEC□	11. SHV□
2. ALU□	7. LOG□	12. STO□
3. BIN□	8. MMU□	13. WCP□
4. EXP□	9. MXP□	14. WRM□
5. GAS□	10. OOB□	

These constraints matter for $^{\Diamond}$ TWO_LINE_INSTRUCTIONs: a single instruction should be dispatched to the relevant modules. This is also the reason why in the following section we state all constraints under the "CT $_i = 0$ " hypothesis:

Throughout subsection 1.7.1 we systematically assume that $\mathsf{CT}_i = 0$.

stackException sensitive selectors

The **exponent module**, the **out of bounds module**, and the **storage module** are triggered *iff* (1) the stack raises no **stackException** and (2) the instruction raises the appropriate module flag. In other words:

$$\begin{cases} \text{ EXP} \, \mathbf{f}_i &= (1 - \text{STX}_i) \cdot \ ^\lozenge{}{\text{EXP}} \, \mathbf{x}_i \\ \text{OOB} \, \mathbf{f}_i &= (1 - \text{STX}_i) \cdot \ ^\lozenge{}{\text{OOB}} \, \mathbf{x}_i \\ \text{STO} \, \mathbf{f}_i &= (1 - \text{STX}_i) \cdot \ ^\lozenge{}{\text{STO}} \, \mathbf{x}_i \end{cases}$$

and the associated module stamps are updated accordingly:

$$\begin{cases} \mathsf{EXP}\square_i &= \mathsf{EXP}\square_{i-1} + \mathsf{EXP} \not \gamma_i \\ \mathsf{OOB}\square_i &= \mathsf{OOB}\square_{i-1} + \mathsf{OOB} \not \gamma_i \\ \mathsf{STO}\square_i &= \mathsf{STO}\square_{i-1} + \mathsf{STO} \not \gamma_i \end{cases}$$

The inclusion of the storage module in this list may seem surprising. One would expect the storage module to only be triggered if both previously stated conditions hold and the instruction raises no out of gas exception. However the storage module is unique among all "instruction executing modules¹⁴" (other than the hub itself) in that it computes its own gas cost. SSTORE pricing in particular is complex and closely connected with the storage operation itself so we have chosen to do both at the same time and in the same place. It should be added that this doesn't introduce undesirable modifications to storage: the storage module is **self-reverting**. Thus any storage operation carried out by the storage module which induces an out of gas exception in the hub will be done (in storage) in such a way as to revert itself.

¹⁴i.e. ALU, binary, mmu and ram, word comparison

stackException and callStackOverflowException sensitive selectors

The address shaving module, the memory expansion module and the warmth module are triggered iff (1) the stack raises no stackException, (2) the instruction raises no callStackOverflowException, and (3) the instruction raises the relevant module flag. In other words:

$$\left\{ \begin{array}{ll} \mathsf{MXP} \, \mathbf{f}_i &= \, (1 - \mathsf{STX}_i) \cdot (1 - \mathsf{CSDX}_i) \cdot \, \, ^{\diamondsuit} \mathsf{MXP} \, \mathbf{\Xi}_i \\ \mathsf{SHV} \, \mathbf{f}_i &= \, (1 - \mathsf{STX}_i) \cdot (1 - \mathsf{CSDX}_i) \cdot \, \, ^{\diamondsuit} \mathsf{SHV} \, \mathbf{\Xi}_i \\ \mathsf{WRM} \, \mathbf{f}_i &= \, (1 - \mathsf{STX}_i) \cdot (1 - \mathsf{CSDX}_i) \cdot \, ^{\diamondsuit} \mathsf{WRM} \, \mathbf{\Xi}_i \end{array} \right.$$

and the associated module stamps are updated accordingly:

stackException and outOfGasException sensitive selectors

The ALU module, the binary module, the word comparison module and the hash info module are triggered *iff* (1) the stack raises no stackException, (2) the instruction raises no outOfGasException, and (3) the instruction raises the relevant module flag. In other words:

$$\begin{cases} \mathsf{ALU} \, \mathbf{f}_i &= (1 - \mathsf{STX}_i) \cdot (1 - \mathsf{OOGX}_i) \cdot \ ^{\diamondsuit} \mathsf{ALU} \, \mathbf{\Xi}_i \\ \mathsf{BIN} \, \mathbf{f}_i &= (1 - \mathsf{STX}_i) \cdot (1 - \mathsf{OOGX}_i) \cdot \ ^{\diamondsuit} \mathsf{BIN} \, \mathbf{\Xi}_i \\ \mathsf{KEC} \, \mathbf{f}_i &= (1 - \mathsf{STX}_i) \cdot (1 - \mathsf{OOGX}_i) \cdot \ ^{\diamondsuit} \mathsf{KEC} \, \mathbf{\Xi}_i \\ \mathsf{WCP} \, \mathbf{f}_i &= (1 - \mathsf{STX}_i) \cdot (1 - \mathsf{OOGX}_i) \cdot \ ^{\diamondsuit} \mathsf{WCP} \, \mathbf{\Xi}_i \end{cases}$$

and the associated module stamps are updated accordingly:

$$\begin{cases} \mathsf{ALU} \square_i &= \mathsf{ALU} \square_{i-1} + \mathsf{ALU} \boldsymbol{f}_i \\ \mathsf{BIN} \square_i &= \mathsf{BIN} \square_{i-1} + \mathsf{BIN} \boldsymbol{f}_i \\ \mathsf{KEC} \square_i &= \mathsf{KEC} \square_{i-1} + \mathsf{KEC} \boldsymbol{f}_i \\ \mathsf{WCP} \square_i &= \mathsf{WCP} \square_{i-1} + \mathsf{WCP} \boldsymbol{f}_i \end{cases}$$

LOG module selector

The **log-info module** is triggered *iff* (1) the stack raises no **stackException** (2) the context isn't static (3) the instruction doesn't lead to an **outOfGasException** (4) the instruction raises the "log flag." In other words:

$$\left\{ \begin{array}{ll} \mathsf{LOG} \, \P_i &= & (1 - \mathsf{STX}_i) \cdot (1 - \mathsf{CSTAT}_i) \cdot (1 - \mathsf{OOGX}_i) \cdot {^\lozenge} \mathsf{LOG} \, \mathbf{\Xi}_i \\ \mathsf{LOG} \, \Box_i &= & \mathsf{LOG} \, \Box_{i-1} + \mathsf{LOG} \, \P_i \end{array} \right.$$

Gas module selector

The gas module, triggers *iff* (1) the stack raises no stackException, (2) the instruction raises no callStackOverflowException and (3) the instruction is a CALL-type instruction, a CREATE-type instruction, a halting instruction, the instruction raises an outOfGasException or the instruction raises a generalException.

In other words if we write just this once

$$\begin{aligned} \mathsf{GAS_TRIGGER}_i &= \left(1 - \mathsf{STX}_i\right) \cdot \left(1 - \mathsf{CSDX}_i\right) \cdot \\ &+ & \mathsf{GENX}_i \\ &+ & \diamond \mathsf{HALT} \bowtie_i \\ &+ & \diamond \mathsf{CREATE} \bowtie_i \end{aligned}$$

We then set

Note: we really only need GENX ... including OOGX is done purely for mental comfort. Note furthermore that the gas module imports OOGX.

MMU module selector

The trigger for the **MMU module** is by far the most complex trigger. The conditions that trigger a call to the MMU module are (1) the stack raises no **stackException** (2) the instruction doesn't lead to an **outOfGasException** (3) a host of instruction dependent conditions which we will describe after giving the selector expression. Thus the MMU selector is defined by the constraint

where we have used the following short hands:

$$\mathsf{STD} = {}^{\Diamond}\mathsf{MMU} \, \mathbf{\Box} - {}^{\Diamond}\mathsf{RETURN} \, \mathbf{\Box} - {}^{\Diamond}\mathsf{REVERT} \, \mathbf{\Box} - {}^{\Diamond}\mathsf{CDL} \, \mathbf{\Box} - {}^{\Diamond}\mathsf{LOG} \, \mathbf{\Box} - {}^{\Diamond}\mathsf{CREATE} \, \mathbf{\Box} - {}^{\Diamond}\mathsf{CALL} \, \mathbf{\Box}$$

and $\left[\mathsf{CSD} = 1\right] = 1 - \left[\mathsf{CSD} \neq 1\right]$ is the binary flag defined by $\left[\mathsf{CSD} = 1\right]_i = 1 \iff \mathsf{CSD}_i = 1$.

We provide some details: (0) filters out instructions that produce a stackException or an outOfGasException; (1) STD is (by construction) a binary column; it lights up precisely for MLOAD, MSTORE, MSTORE8, SHA3, CODEDATACOPY, EXTCODEDATACOPY, CALLDATACOPY; thus any of these instructions which passes the "stack and gas hurdle" makes it to the MMU; (2) filters out REVERTs in the root context of a transaction; (3) does the same for RETURNs except if the root context is a deployment context (i.e. if the transaction is a "deployment transaction"); (4) filters out LOG-type instructions in "static" execution contexts; (5) filters out CALLDATALOAD instructions that raise the CDL_OOB flag ¹⁵ (6) is more serious: it filters out RETURNDATACOPY instructions that raise the returnDataCopyException; (7) filters out CREATE(2) instructions at call stack depth = 1024 aswell as attempts to run such an instruction in a static execution context; (8) filters out CALL-type instructions at call stack depth = 1024 and attempts to transfer funds in a call when the execution context is static. Note: we may not do the filtering of CALLDATALOADs at the hub level: we can do it in the MMU by doing "no-op" filtering there.

¹⁵recall that this flag signifies that the requested evm word is fully out of bounds of the current context's call data; it is justified in the out of bounds module;

Chapter 2

$\overline{ ext{MMU}}$

2.1 Column descriptions

It is understood that whenever we write " $\langle X \rangle$ is the import of the X column" that, in reality, it is the import of $X \cdot b_{RAM}$ where b_{RAM} is a binary column which equals 1 *iff* (a) no exception occurs at that row and (b) the instruction is one that touches memory. The binary column b_{RAM} is thus obtained as the product of an instruction decoded column which detects RAM instructions and a binary column which detects exceptions.

- ⟨MMU_STAMP⟩: imported column containing the RAM stamp; abbreviated to ⟨MMU□⟩;
- 2. μ INSTRUCTION_STAMP: column containing the micro instruction stamp; abbreviated to μ INST \square ;
- 3. IS_MICRO_INSTRUCTION: binary flag that equals zero during the precomputation phase and equals to 1 for rows containing micro instructions; abbreviated to IS_ μ ;
- 4. TOTAL_NUMBER_OF_MICRO_INSTRUCTIONS: established during the precomputation phase; contains the total number of micro instructions the current macro instruction is converted to; abbreviate to TOT^{μ} ;

 TOT^{μ} is constant while $\mathsf{IS}_{\mu} = 0$, decreasing until it hits 0 while $\mathsf{IS}_{\mu} = 1$. It hitting 0 signifies the final micro instruction in the sequence of micro instructions the macro instruction decomposes into.

- 5. (OFF¹): import of the ₁VAL lo column; contains the first offset;
- 6. $\langle \mathsf{OFF}^2 \rangle^{\mathsf{hi}}$: import of the ${}_2\mathsf{VAL}^{\mathsf{hi}}$ column; contains a potential second offset;
- 7. $\langle \mathsf{OFF}^2 \rangle^{\mathsf{lo}}$: import of the ₂VAL ^{lo} column; contains a potential second offset;
- 8. (SIZE): import of the ₃VAL^{lo} column; contains a size (including code sizes);
- 9. $\langle VAL^{hi} \rangle$ and $\langle VAL^{lo} \rangle$: import of the $_{4}VAL^{hi}$, $_{4}VAL^{lo}$ columns;

Note that we have given these imported columns suggestive names rather than, say, $\langle {}_{1}\mathsf{VAL}^{\mathsf{lo}} \rangle$ etc... We do this purely for improved readability. As suggested by their names, the $\langle \mathsf{OFF}^1 \rangle$ and $(\langle \mathsf{OFF}^2 \rangle^{\mathsf{hi}}, \langle \mathsf{OFF}^2 \rangle^{\mathsf{lo}})$ will always contain offset arguments, $\langle \mathsf{SIZE} \rangle$ will always contain a size argument, while $\langle \mathsf{VAL}^{\mathsf{hi}} \rangle$ and $\langle \mathsf{VAL}^{\mathsf{lo}} \rangle$ will always contain either a value loaded from RAM or call data, a value to store in RAM or an address. Note that we *don't* import ${}_{1}\mathsf{VAL}^{\mathsf{hi}}$: if the instruction makes it to the RAM preprocessor its destination offset must be small (i.e. a 3 byte integer.) Note that we *do* import ${}_{2}\mathsf{VAL}^{\mathsf{hi}}$: the second offset (which points to either return data, call data or bytecode) can't produce memory expansion, hence it won't have been tested for smallness. The current module however must test for its size, hence the import.

- 10. (CN): imported column; contains the current execution context number;
- 11. (CALLER): imported column; contains the current caller execution context number;
- 12. (RETURNER): imported column; contains the current returner execution context number;
- 13. CONTEXT_SOURCE: column containing the execuction context number of the source context; abbreviated to $\mathsf{CN}\ \mathsf{S}$
- 14. CONTEXT_TARGET: column containing the execuction context number of the target context; abbreviated to CN_T
- 15. COUNTER: counter column; in the precomputation phase counts either from 0 to 2 or from 0 to 15; in the rows containing micro instruction equals to 0; abbreviated to CT;
- 16. OFFSET_OUT_OF_BOUNDS: binary column; can only light up for code copy and call data copy instructions; signifies when an "source offset" is large; abbreviated to OFF_OOB;
- 17. PRECOMPUTATION: instruction decoded column that indicates the precomputation type associated with a given parametrized instruction; abbreviated to PRE;

"Source offsets" associated with code copy and call data instructions don't get tested for smallness (i.e. their ability to fit into 3 bytes): the Memory Expansion Module ignores them since they don't induce memory expansion. The OFF_OOB binary flag lights up as soon as the relevant offset ($\langle OFF^2 \rangle$ for CODECOPY, EXTCODECOPY, CALLDATACOPY instructions $\langle OFF^1 \rangle$ for CALLDATALOAD) is \geq the reference size $\langle REFS \rangle$ (which is ether the code size or the call data size.)

We now list some columns that will be passed down to the RAM data processor. These are **limb** offset and byte offset columns. They typically contain the quotient and remainder of the euclidean division of some *absolute* offset by 16. These values need to be justified, hence the inclusion of byte and prefix (i.e. accumulator) columns that provide the respective (short) byte decompositions.

- 18. SOURCE_LIMB_OFFSET: abbreviated to SLO;
- 19. SOURCE_BYTE_OFFSET: contains a number in the range $\{0, 1, \dots, 15\}$; abbreviated to SBO;
- 20. TARGET_LIMB_OFFSET: abbreviated to TLO;
- 21. TARGET_BYTE_OFFSET: contains a number in the range $\{0, 1, \dots, 15\}$; abbreviated to TBO;
- 22. NIB_1, NIB_2, NIB_3, NIB_4, NIB_5, NIB_6: nibble columns; typically contain the remainder of a euclidean division by 16 or some expression constructed from two such remainders;
- 23. BYTE_1, BYTE_2, BYTE_3, BYTE_4, BYTE_5, BYTE_6, BYTE_7, BYTE_8: byte columns;
- 24. ACC_1, ACC_2, ACC_3, ACC_4, ACC_5, ACC_6, ACC_7, ACC_8: "accumulator" columns;

The accumulator columns "accumulate" the bytes of some byte decomposition. The value whose bytes are being accumulated will typically be the quotient of some euclidean division by 16, e.g. that of some offset, some size parameter, some offset plus size parameter, or some adjusted nonnegative difference, etc... If OFF_OOB = 0 it targets a 3 byte integer; if OFF_OOB = 1 it targets 16 byte integers;

- 25. [1], [2], ..., [8]: $\langle MMU \square \rangle$ -constant bit columns;
- 26. ALIGNED: $\langle \mathsf{MMU} \square \rangle$ -constant bit column; indicates whether certain offsets are aligned and hence whether certain micro-instructions may be done fast by the RAM data processor, i.e. without resorting to byte decompositions;
- 27. FAST: $\langle \mathsf{MMU} \square \rangle$ -constant bit column; indicates whether a micro-instructions will be done fast by the RAM data processor, i.e. without resorting to byte decompositions; it is completely determined by the micro-instruction;

- 28. MIN: column which may at times contain the "real size" of certain macro instructions; such a real size may is typically computed as a minimum between context data (e.g. CALLDATA_SIZE or CODESIZE) and a size stack argument;
- 29. TERNARY: $\langle \mathsf{MMU} \square \rangle$ -constant ternary column i.e. it takes values in $\{0,1,2\}$; abbreviated to TERN;

2.2 Offset preprocessing

2.2.1 Absolute and relative offsets

In our arithmetization of memory, offsets can be **absolute** or **relative**. Thus when the RAM preprocessor imports two offset columns from the stack, $\langle \mathsf{OFF^1} \rangle$ and $\langle \mathsf{OFF^2} \rangle$, the interpretation of these offsets depends on the current instruction.

Absolute offsets. An execution context's RAM is a word addressable byte array. As such every byte has an **absolute position** within an execution context's memory. Offset arguments that refer to a position within the current execution context's RAM, i.e.

- 1. the offset argument (OFF¹) of MLOAD, MSTORE, MSTORE8,
- 2. the "destination" offset argument (OFF¹) to any CODECOPY-type instructions,
- 3. the "destination" offset argument (OFF¹) to CALLDATACOPY and RETURNDATACOPY,
- 4. the offset argument $\langle \mathsf{OFF}^1 \rangle$ of any LOG-type instructions,
- 5. the offset argument $\langle \mathsf{OFF}^1 \rangle$ of SHA3,
- 6. the offset argument $\langle \mathsf{OFF}^1 \rangle$ of CREATE and CREATE2,
- 7. the offset argument $\langle \mathsf{OFF}^1 \rangle$ of RETURN and REVERT

are absolute.

Relative offsets. When the current execution context \mathscr{C} executes (without raising an exception) on a CALL-type instruction it spawns a descendant context \mathscr{D} . At the same time, the zk-evm fixes, once and for all, some immutable characteristics of that descendant context \mathscr{D} . For instance, it fixes its CALLER context number¹. It also fixes $\mathscr{D}'s$ CALLDATA_OFFSET and CALLDATA_SIZE parameters. These are taken straight from the CALL-type instruction's 6 or 7 stack arguments, namely the offset and size parameters which define the call data.

Any access to call data (i.e. CALLDATALOAD, CALLDATACOPY but also CALLDATASIZE) performed while executing within the execution context $\mathcal D$ uses one or both of these execution context characteristics. In particular, the first offset parameter of CALLDATALOAD and the second offset parameter of CALLDATACOPY must be interpreted as offsets within $\mathcal C$'s RAM relative to CALLDATA_OFFSET. Accordingly, the read operations that these two instructions require take place in $\mathcal C$'s RAM using the absoluteoffsets one imagines:

- CALLDATA_OFFSET + $\langle \mathsf{OFF^1} \rangle$ for CALLDATALOAD;
- CALLDATA_OFFSET + ⟨OFF²⟩ for CALLDATACOPY;

 $^{^1\}mathrm{it}$ is the context number of $\mathcal C$

We note at this point that a given execution context's RAM is immutable while the zk-evm is executing in a different execution context. Thus, resuming our previous discussion, \mathscr{D} 's call data (actually, \mathscr{C} 's RAM as a whole) is immutable while execution is taking place in \mathscr{D} (or any of \mathscr{C} 's descendant contexts.) Applying changes to \mathscr{C} 's RAM requires first resuming execution of \mathscr{C} which in turn requires exiting \mathscr{D} for good.

Similarly, when \mathscr{D} exits (gracefully or not) it endows \mathscr{C} with (potentially emtpy) **return data**. In the zk-evm this is achieved by fixing some mutable characteristics of the parent context \mathscr{C} . Thus \mathscr{C} is assigned a (new) RETURNER context number². Furthermore, \mathscr{C} is assigned RETURNDATA_OFFSET and RETURNDATA_SIZE parameters. These are zero by default unless \mathscr{D} exits gracefully with a data-returning halt operation³, in which case they are the two stack arguments to the RETURN or REVERT instruction that conclude \mathscr{D} 's execution.

In close analogy to the call data case, any access to return data (i.e. RETURNDATACOPY and RETURNDATASIZE) performed while executing within the execution context $\mathscr C$ uses one or both of the RETURNDATA_OFFSET and RETURNDATA_SIZE parameters. Thus the second offset parameter of RETURNDATACOPY is interpreted by the zk-evm as an offset within $\mathscr D$'s RAM relative to RETURNDATA_OFFSET. Accordingly, all read operations this requires take place in $\mathscr D$'s RAM starting at the absolute offset RETURNDATA_OFFSET + $\langle \mathsf{OFF}^2 \rangle$.

2.2.2 RAM constancy

We say that a column X is **stamp-constant** if it satisfies:

$$\langle \mathsf{MMU} \square \rangle_{i+1} = \langle \mathsf{MMU} \square \rangle_i \implies \mathsf{X}_{i+1} = \mathsf{X}_i.$$

All imported columns are automatically $\langle \mathsf{MMU} \, \Box \rangle$ -constant. We further ask that the following constants be $\langle \mathsf{MMU} \, \Box \rangle$ -constant

- 1. CN_S and CN_T
- 2. OFF OOB
- 3. all the nibble columns.
- 4. all the bit columns [1], ..., [8].

2.2.3 Columns established during precomputation

Some columns remain constant as long as we are in the precomputation phase. We say that a column X is **established in precomputation** if it satisfies:

$$\begin{cases} \mathsf{IS}_\mu_{i+1} = 0 \\ & \Longrightarrow \mathsf{X}_{i+1} = \mathsf{X}_i \end{cases}$$

$$\mathsf{IS}_\mu_i = 0$$

The precomputation phase (which is characterized by IS_ $\mu \equiv 0$) of a macro instruction spans 3 or 16 rows depending on the binary column OFF_OOB. Columns that are established during precomputation are constant during precomputation. The general principle is that these columns are "vetted" during that phase and serve as micro-instruction-flow defining parameters in the micro-instruction writing phase (which is characterized by IS_ $\mu \equiv 1$.) Examples include (columns containing the) quotients and remainders of euclidean divisions. These are typically euclidean divisions of offsets and sizes by 16. The following columns are established in precomputation:

²it is, unsurprisingly, the context number of \mathcal{D}

³i.e. through a REVERT instruction that doesn't raise a memory expansion exception or a RETURN instruction with similar restrictions if \mathcal{D} isn't a deployment context.

1. SLO and SBO

4. NIB_1 and NIB_2

- 2. TLO and TBO
- 3. QUOT^1 and QUOT^2

5. TOT^{μ}

Once the preprocessing exits the precomputation phase and enters the micro-instruction writing phase (which is characterized by $\mathsf{IS}_\mu \equiv 1$) these columns may start changing. Some may increase / decrease by 1 with every successive row. This is typically the case for quotient columns which will become limb offsets in the RAM data processor. Operations that span multiple limbs will typically see their limb offsets grow by one with every successive micro-instruction (though there are exceptions). The TOT^μ column obeys this logic perfectly: it decreases by one with every micro instruction until it hits 0.

Established columns are completely reset with every new macro-instruction.

2.2.4 Binary, ternary, nibble and byte columns

The following columns are binary columns, i.e. they are columns X satisfying for for all $i, X_i \cdot (1-X_i) = 0$:

- 1. ALIGNED
- 3. [2]

5. [4]

7. [6]

2. [1],

4. [[3]]

- 6. [5],
- 8. IS_*μ*

We ask that the following columns contain bytes (i.e. integers in the range $\{0, 1, \dots, 255\}$):

1. BYTE_1

4. BYTE 4

7. BYTE_7

BYTE_2
 BYTE_3

- 5. BYTE_5
- 6. BYTE 6

8. BYTE 8

We ask that the following columns contain nibbles (i.e. integers in the range $\{0, 1, \ldots, 15\}$):

1. NIB_1

3. NIB_3

5. NIB_5

2. NIB 2

4. NIB 4

6. NIB_6

2.2.5 Heartbeat

The heartbeat of the RAM preprocessor is more complex than that of most other modules. The job of the preprocessor is to decompose RAM macro-instructions into a series of RAM micro-instructions. This task is decomposed into two phases:

- 1. precomputation: 3 or 16 rows:
- 2 micro-instruction writing arbitrary number of rows

The precomputation does all the offsets related byte decompositions required to decide on the micro instruction flow. Most of the time offsets and sizes have already been checked for smallness by the Memory Expansion Module. For such instructions computing the requisite euclidean divisions and comparison can be done in **3 rows**.

However, offsets that point within call data or bytecode haven't been checked for smallness up to this point: we have had no reason to do so as they can't induce memory expansion. Recall that if they are too large (i.e. exceed the call data size or code size) the instruction will simply write SIZE many 0's into memory. Smallness for offsets that point to return data, while also incapable of producing memory expansion, is tested in a separate module. This module also test for max code size

constraints. RETURNDATACOPY and RETURN instructions in a deployment context whose maximal offset excedes RETURNDATA_SIZE⁴ or the CODESIZE parameter⁵ don't make it to the RAM preprocessor in the first place. This smallness check is required. This check requires a byte decomposition of integers of that fit into $\leq 16 \cdot 8 + 1 = 129$ bits.

There is thus a nondeterministic bit OFF_OOB that indicates whether offsets overshoot CDS or MaxCodeSize. And so depending on this nondeterministic bit the precomputation phase for CALLDATACOPY, CALLDATALOAD, as well as CODECOPY and EXTCODECOPY instructions, may require 16 rows⁶.

The second phase concerns the micro-instruction writing per se. Deciding upon the order of operations is straightforward in theory but tricky when expressed in terms of contraints, we shall not dwell on it here. Suffice it to say that a given macro-instruction may decompose into an arbitrary (though small) number of micro-instructions TOT^μ .

Both of these phases are required to process a single RAM-macro-instruction. These two phases dictate the heartbeat of the module.

- 1. $\langle \mathsf{MMU} \square \rangle$ is nondecreasing in the sense that $\forall i, \ \langle \mathsf{MMU} \square \rangle_{i+1} \in \{\langle \mathsf{MMU} \square \rangle_i, 1 + \langle \mathsf{MMU} \square \rangle_i\};$
- 2. $\langle \mathsf{MMU} \square \rangle_0 = 0;$
- 3. IF $\langle \mathsf{MMU} \square \rangle_i = 0$ THEN the entire *i*-th row is null; in particular the first row is all zeros;
- 4. IF $\langle \mathsf{MMU} \square \rangle_{i+1} \neq \langle \mathsf{MMU} \square \rangle_i$ THEN
 - (a) $IS_{\mu_{i+1}} = 0$
 - (b) $CT_{i+1} = 0$;
 - (c) $\mathsf{TOT}_{i+1}^{\mu} \neq 0;$

Regarding the constraint on TOT^{μ}_{i+1} : instructions that make it to the RAM preprocessing *always* require at least one micro-instruction to process. Operations with size 0 for instance or which raise an exception are filtered out and don't make it to the preprocessor.

5. IF
$$\langle \mathsf{MMU} \square \rangle_i \neq 0$$
 THEN

(a) IF
$$IS_{\mu_i} = 0$$
 then i. If $OFF_{-}OOB_i = 0$ then A. If $CT_i \neq 2$ then
$$\begin{cases} CT_{i+1} = 1 + CT_i \\ IS_{-}\mu_{i+1} = 0 \end{cases}$$
 B. If $CT_i = 2$ then $IS_{-}\mu_{i+1} = 1$ ii. If $OFF_{-}OOB_i = 1$ then A. If $CT_i \neq 15$ then
$$\begin{cases} CT_{i+1} = 1 + CT_i \\ IS_{-}\mu_{i+1} = 0 \end{cases}$$
 B. If $CT_i = 15$ then $IS_{-}\mu_{i+1} = 1$
6. If $IS_{-}\mu_i = 1$ then $CT_i = 0$
7. If $\langle MMU \square \rangle_{i+1} = \langle MMU \square \rangle_i$ then $TOT_{i+1}^{\mu} = TOT_{i}^{\mu} - IS_{-}\mu_{i+1}$;

 $^{^4}$ i.e. OFF + SIZE > RDS

⁵i.e. SIZE > 24576

⁶We will want provide a byte decomposition for the quotient of the euclidean division of a 129 bit integer by 16, so the result fits into 16 bytes.

In other words, during the precomputation phase TOT^μ remains constant and in the micro-instruction writing phase it decreases by one with every row. The first part we already imposed (when asking that TOT^μ be established during precomputation) but the second part is new.

8. If
$$\left(\mathsf{IS}_\mu_i = 1 \ \mathsf{AND} \ \mathsf{TOT}_i^\mu \neq 0\right)$$
 then $\mathsf{IS}_\mu_{i+1} = 1;$
9. If $\left(\langle \mathsf{MMU} \square \rangle_i \neq 0 \ \mathsf{AND} \ \mathsf{TOT}_i^\mu = 0\right)$ then $\langle \mathsf{MMU} \square \rangle_{i+1} = 1 + \langle \mathsf{MMU} \square \rangle_i$

We can also settle the behaviour of $\mu \mathsf{INSTRUCTION_STAMP}$:

10.
$$\forall i, \ \mu \mathsf{INST} \square_{i+1} = \mu \mathsf{INST} \square_i + \mathsf{IS} \underline{\mu}_{i+1}$$

It is similar to TOT^μ in that it is (technically) established during precomputation but there is no actual establishing happening: $\mu\mathsf{INST}\Box$ just grows monotonically with every row counting the microinstructions. There is no resetting it in the trace.

The following illustrates the desired behaviour of these columns:

2.2.6 Byte decomposition constraints

The various byte, prefix and quotient columns satisfy byte decomposition contraints. The constraints below apply for all $k \in \{1, 2, ..., 8\}$:

1. IF $IS_{\mu_i}=0$ then $(a) \text{ if } CT_i=0 \text{ then } ACC_{\mathbf{k}_i}=BYTE_{\mathbf{k}_i};$ $(b) \text{ if } CT_i\neq 0 \text{ then } ACC_{\mathbf{k}_i}=256\cdot ACC_{\mathbf{k}_{i-1}}+BYTE_{\mathbf{k}_i};$

In other words, the ACC_k accumulate bytes during the preprocessing phase (which is characterized by $IS_{\mu_i} = 0$). What happens outside of that phase is unspecified.

2.2.7 Data organization

$\langle MMU \square \rangle$	OFF_OOB	СТ	IS_μ	TOT^μ	μ INST \square
0	0	0	0	0	0
0	0	0	0	0	0
1	1	0	0	33	0

Figure 2.1: The above represents the first few rows of the heartbeat columns. 0 padding is on display. There is at least one macro RAM instruction: it raises the OFF_OOB flag and hence might for instance be a code copying instruction or an instruction touching call data. This single RAM macro instruction is converted into 33 (!) micro-instructions. This rules out CALLDATALOAD.

$\langle MMU \square \rangle$	OFF_OOB	СТ	IS_μ	$\mid TOT^\mu \mid$	μ INST \square	$\langle MMU \Box \rangle$	OFF_OOB	СТ	IS_μ	TOT^μ	μ INST \square
r-1	off_oob	0	1	0	μ	s-1	off_oob''	0	1	0	ν
r	1	0	0	7	μ	s	0	0	0	83	ν
r	1	1	0	7	μ	S	0	1	0	83	ν
		:		:		:	:		:		:
r	1	15	0	7	μ	S	0	2	0	83	ν
r	1	0		6	$\mu + 1$	s	0	0	1	82	$\nu+1$
r	1	0	1	5	$\mu + 2$	S	0	0	1	81	$\nu + 2$
	:	:		÷		:	:	:			:
r	1	0	1	1	$\mu + 6$	s	0	0	1	1	$\nu + 82$
r	1	0	1	0	$\mu + 7$	S	0	0	1	0	$\nu + 83$
r+1	off_oob'	0	0	tot'	$\mu + 7$	s+1	off_oob'''	0	0	tot'''	$\nu + 83$

Figure 2.2: Left hand side. The r-th macro-instruction decomposes into 7 micro-instructions. The corresponding rows have IS_MICRO_INSTRUCTION = 1 (see green cells.) It also raises the OFF_OOB flag so that the precomputation phase lasts 16 rows. When entering this macro instruction the RAM offset processor had already written μ micro-instructions.

Right hand side. The s-th macro-instruction decomposes into 83 (!) micro-instructions. The corresponding rows have IS_MICRO_INSTRUCTION = 1 (see green cells.) It doesn't raise the OFF_OOB flag so that the precomputation phase lasts only 3 rows. When entering this macro instruction the RAM offset processor had already produced ν individual micro-instructions.

$\langle INST \rangle$	CN_S	CN_T	$\langle\langle REFO \rangle\rangle$	$\langle\langle REFS \rangle\rangle$	$\langle OFF^1 \rangle$	$\langle OFF^2 \rangle$	⟨SIZE⟩	$\langle VAL^{hi} \rangle \langle VAL^{lo} \rangle$	INFO	⟨#⟩	♦PRE
MLOAD		⟨CN⟩			OFF			loaded value			1
MSTORE	⟨CN⟩				OFF			value to store			1
MSTORE8	⟨CN⟩				OFF			value to store			1
REVERT	⟨CN⟩	〈CALLER〉	R@O	R@C	OFF		SIZE		$\langle CTYPE \rangle = 0$		2
RETURN	$\langle CN \rangle$	〈CALLER〉	R@O	R@C	OFF		SIZE		$\langle CTYPE \rangle = 0$		2
RETURN	⟨CN⟩				OFF		SIZE	BC_ADDR (†)	$\langle CTYPE \rangle = 1$	DEP#	3
CREATE	⟨CN⟩				OFF		SIZE	DEP_ADDR		DEP#	3
CREATE2	⟨CN⟩				OFF		SIZE	DEP_ADDR		DEP#	3
LOGX	⟨CN⟩				OFF		SIZE			LOG#	3
SHA3	$\langle CN \rangle$				OFF		SIZE			SHA#	3
CODECOPY		⟨CN⟩		CODESIZE	T_OFF	S_OFF	SIZE	BC_ADDR (†)	⟨CTYPE⟩	DEP#	4CC
EXTCODECOPY		⟨CN⟩		CODESIZE (‡)	T_OFF	S_OFF	SIZE	ADDR		DEP#	4CC
CALLDATACOPY	(CALLER)	⟨CN⟩	CDO	CDS	T_OFF	S_OFF	SIZE		[CSD == 1]	TX#	4CD
RETURNDATACOPY	⟨RETURNER⟩	⟨CN⟩	RDO	RDS	T_OFF	S_OFF	SIZE				4RD
CALLDATALOAD		⟨CN⟩	CDO	CDS	OFF			loaded value	[CSD == 1]	TX#	5

Figure 2.3: Some comments: the columns $\langle \mathsf{OFF}^1 \rangle$, $\langle \mathsf{OFF}^2 \rangle$, $\langle \mathsf{SIZE} \rangle$, $\langle \mathsf{VAL^{II}} \rangle$ and $\langle \mathsf{VAL^{II}} \rangle$ are imported from stack, they contain respectively ${}_1\mathsf{VAL^{Io}}$, ${}_2\mathsf{VAL^{Io}}$, ${}_3\mathsf{VAL^{Io}}$, ${}_4\mathsf{VAL^{Ii}}$ and ${}_4\mathsf{VAL^{Io}}$. Recall, at this point, the discussion around CODECOPY and RETURN's mostly empty fourth stack item. The relevant cells are signaled with a (\dagger) . Note that the CODESIZE argument of the EXTCODECOPY (i.e. the cell with (\dagger)) is in reality unknown to the execution context. It will be verified in the data processing module where we import from the ROM module the correct code size.

2.3 Combinatorics of overlapping intervals

2.3.1 Purpose

The purpose of the present section is to introduce the sorts of checks that the zk-evm carries out during offset processing. The question is entirely about the ways in which (integer) intervals may overlap with one another.

2.3.2 Data

The arithmetization we propose accesses data in aggregate form (i.e. as 16 byte integers) rather than on a byte by byte basis. In order to perform data operations on the byte level the zk-evm procedes with all sorts of byte slicing and recomposition operations. We provide further details about these so-called **transplants** and **surgeries** in the RAM data processor chapter. The present module is not equipped to carry these out. What it does is decompose single RAM instructions (which we dub **macro-instructions**) into a series of smaller **micro-instructions** which the data processor knows how to process. This preliminary reduction of macro-instructions into sequences of micro-instructions requires dealing with questions related to limb offsets and byte offsets. The basic definition is that the **limb offset** LO and **byte offset** BO of an offset OFFSET $\in \{0,1,2,\ldots\}$ are the quotient and remainder, respectively, of the euclidean division of OFFSET by 16:

$$\left\{ \begin{array}{l} \mathsf{OFFSET} = 16 \cdot \mathsf{LO} + \mathsf{BO}, \\ \mathsf{BO} \in \{0, 1, \dots, 15\} \end{array} \right.$$

While the RAM data processor can access various "data tracks", all of them work with limbs. The RAM preprocessor thus always works with limb offsets, byte offsets and their combinatorics — regardless of the (macro-)instruction it is tasked with processing. It may at times also set exogenous data flags to indicate to the data processor from where to pull exogenous data. We will deal with this directly in the constraints.

Data transfers from a **source** data track to a **target** data track usually follow the following pattern:

- 1. Relevant source limbs are only read once: all required bytes are extracted in one micro-instruction at which point the zk-evm moves on to the next source limb or to the next macro-instruction;
- 2. Target limbs may get written to once or twice depending on several factors such as: are offsets aligned? Will this particular target limb contain both data and (zero) padding?

One of the first questions the RAM preprocessor must answer is therefore that of *Question* 1. How many limbs of data will be accessed in the source?

This number obviously contributes to TOTAL_NUMBER_OF_MICRO_INSTRUCTIONS column which establishes the total number of micro-instructions that the pre-processor writes for the RAM data processor to perform. The largest offset touched when reading SIZE many bytes starting at offset OFFSET is OFFSET + (SIZE -1). Thus, setting

$$\begin{cases} 16 \cdot \mathsf{LO}_1 + \mathsf{BO}_1 &= \mathsf{OFFSET} \\ 16 \cdot \mathsf{LO}_2 + \mathsf{BO}_2 &= \mathsf{OFFSET} + (\mathsf{SIZE} - 1) \\ \mathsf{BO}_1, \mathsf{BO}_2 \in \{0, 1, \dots, 15\} \end{cases}$$

The total number of source limbs to access is $\boxed{\mathsf{LO}_2 - \mathsf{LO}_1 + 1}$

The first micro-instruction may involve extracting a suffix from the first touched limb or extracting a chunk of (consecutive) bytes from the middle of the limb if only one limb is touched. That chunk of bytes may fit into a single target limb or straddle two consecutive ones. Deciding on which is the case is required to settle the nature of the first micro-instruction and, in case $\mathsf{TOT}^\mu \geq 2$, the final micro-instruction as well as any transition micro-instructions. Transitions occur when the zk-evm moves from data writing to zero padding.




Figure 2.4: The data slice touches a single limb. The limb represented above is the LO^{th} limb and the first byte the micro-instruction will access is that at index BO within the limb. In the present situation $LO_2 = LO_1$ and so the macro-instruction accesses a single source limb.




Figure 2.5: The data slice touches several limbs. In the present situation $LO_2 > LO_1$ and so the macro-instruction accesses at least 2 source limbs.




Figure 2.6: The data slice touches a single limb.

Question 2. How to determine in a constraints whether writing SIZE bytes starting at offset OFFSET requires writing one or two limbs in the target?

To answer the question we define an "answer bit" [ans.] which equals 1 if writing overlaps two




Figure 2.7: The data slice touches several limbs.

limbs and 0 if only one target limb is involved. This bit is constrained as below:

$$\begin{cases} & [ans.] = 1 \\ & \text{BO}_2 + (\mathsf{SIZE} - 1) > 15 \end{cases}$$

$$| [ans.] = 0 \iff & \text{BO}_2 + (\mathsf{SIZE} - 1) \leq 15$$

which is equivalent to the constraint

$$(2 \cdot \llbracket ans. \rrbracket - 1) \cdot (\mathsf{BO}_2 + (\mathsf{SIZE} - 1) - 15) - \llbracket ans. \rrbracket = \mathsf{nibble}$$

Where nibble is a column constrained to take values in the range $\{0, 1, ..., 15\}$. This sort of constraint plays a prominent role in what follows. The constraint part is two fold: the equation $per\ se$ and the range constraint on the nibble column.




Figure 2.8: The above represents 3 consecutive micro-instructions. The first one is the final data writing step; it touches a single target limb. The second one pads the same target limb; thus at the step where the zk-evm transitions from data writing to zero padding the target limb offsets isn't updated. The nex step is just zero padding a limb.




Figure 2.9: The above represents 2 consecutive micro-instructions. The first one is the final data writing step; this time it touches two target limbs. The second micro-instruction pads the next target limb; thus at the step where the zk-evm transitions from data writing to zero padding the target limb offsets is updated.

2.4 Constraints

2.4.1 Parametrized instruction decoding, preprocessing and constraints

Instruction decoding in the RAM offset processor is more involved than elsewhere. This is because:

- 1. it fufills different purposes in the preprocessing phase and in the micro-instruction writing phase;
- 2. in either phase the zk-evm does parametrized instruction decoding.

One of the purposes of the precomputation phase (characterized by IS_ $\mu=0$) is to produce a series of binary flags. How many of these binary flags are to be computed as well as the procedure by which they are to be computed (among other things) can be read off the instruction decoded $^{\Diamond}$ PRECOMPUTATION parameter. Examples of such flags include the ALIGNED flag which tells the RAM data processor whether certain memory operations can be done without any byte decompositions (ALIGNED = 0 means the micro-instruction will be a type of limb surgery, ALIGNED = 1 means the micro-instruction will be a type of transplant.)

Once these binary flags are set and justified at the end of the preprocessing phase, the current opcode and these flags considered as a whole are understood as a **parametrized instruction**. In the micro-instruction writing phase (characterized by $IS_{\mu} = 1$) it is parametrized instructions that are instruction decoded in a process we dub **parametrized instruction decoding**. This allows for the second phase of micro-instruction writing to produce the adequate sequence of micro-instructions.

Thus the workflow is as follows:

- 1. upon entering a new macro instruction the IS_μ flag is set to 0 and stays = 0 for either 3 or 16 rows;
- 2. the instruction and IS_ $\mu = 0$ are instruction decoded⁸; this is mostly about retrieving the precomputation type $^{\Diamond}$ PRECOMPUTATION;
- 3. the offset preprocessor executes the preprocessing associated with the precomputation type;

⁷This is technically also true of the preprocessing phase, though simpler: code copying instructions and call data instructions may have offsets that drastically go out of bounds which will alter the precomputation and the resulting sequence of micro instructions; the behaviour of RETURN depends on whether the current execution context is a deployment context or not. Thus instructions are decorated by two binary flags OFF_OOB and CTYPE that affect their instruction decoding in the preprocessing phase.

⁸An info bit can be part of the picture too; either $\langle CTYPE \rangle$ or [CSD = 0]

- 4. this produces a number of parameters and binary flags;
- 5. when the precomputation phase comes to an end IS_{μ} switches to 1;
- 6. the instruction and $IS_{\mu} = 1$ and the flags that were just produced now form a parametrized instruction:
- 7. this parametrized instruction is instruction decoded until TOT^{μ} hits zero;
- 8. in that time the parameters may change and lead to changes the decoded $\mu INST$;

This produces a sequence of micro-instructions. These micro-instructions are imported by the RAM data processor where each of these requests is honored in order of production.

2.4.2 Setting the FAST flag

In the following sections we detail how the offset preprocessor breaks RAM maxro-instructions down into a sequence of RAM micro-instructions. Micro-instructions are either **transplants** (i.e. fast operations i.e. operations requiring not byte decomposition to perform) or **surgeries** (i.e. slow operations i.e. operations that require the RAM data processor to carry out one or more byte decompositions.) Thus the FAST flag depends purely on the micro-instruction. It will be set without further comment on every row where $\mathsf{IS}_{\mu} = 1$ according to the following:

Micro-instructions with FAST = 1: —

1. RamToRam	6. KillingThree	11. StoreXinAtwoRequired
2. ExoToRam	7. PushTwoRamToStack	12. StoreXinAthreeRequired
3. RamIsExo	8. PushOneRamToStack	
4. KillingOne	9. PushTwoStackToRam	13. StoreXinB
5. KillingTwo	$10.\ { t StoreXinAoneRequired}$	$14.\ \mathtt{StoreXinC}$

Micro-instructions with FAST = 0:

1 RamLimbExcision

	100
2.	${\tt RamToRamSlideChunk},$
3.	${\tt RamToRamSlideOverlappingChunk},$
4.	${\tt ExoToRamSlideChunk},$
5.	${\tt ExoToRamSlideOverlappingChunk},$
6.	${\tt PaddedExoFromOne},$
7.	PaddedExoFromTwo,

- 8. FullExoFromTwo,
- 9. FullStackToRAM,
- 10. ByteSwap,

- 11. LsbFromStackToRAM,
- 12. FirstFastSecondPadded,
- 13. FirstPaddedSecondZero,
- 14. Exceptional_RamToStack_3To2Full,
- 15. NA RamToStack 3To2Full,
- $16. \ {\tt NA_RamToStack_3To2Padded} \ ,$
- 17. NA_RamToStack_2To2Padded,
- 18. NA_RamToStack_2To1FullAndZero,
- 19. NA_RamToStack_2To1PaddedAndZero,
- 20. NA RamToStack 1To1PaddedAndZero,

(on rows where $IS_{\mu} = 0$ one may set FAST to 0)

2.4.3 Type 1

Instructions

The following instructions follow type 1 precomputation:

INST	IS_ <i>μ</i>	ALIGNED	[♦] TO_RAM	♦PRE	μ INST
MLOAD	0		0	1	
MSTORE	0		1	1	
MSTORE8	0		1		
MLOAD	1	0	0	1	NA_RamToStack_3To2Full
MLOAD	1	1	0	1	PushTwoRamToStack
MSTORE	1	0	1	1	FullStackToRAM
MSTORE	1	1	1	1	PushTwoStackToRam
MSTORE8	1		1	1	LsbFromStackToRAM

1. MLOAD 2. MSTORE 3. MSTORE8

Note that CALLDATALOAD, while similar (at a first glance) to MLOAD, follows a different, more complex, precomputation type. We will expand as to why in due time.

Workflow

For instructions with $^{\Diamond}\mathsf{PRE} = 1$ the precomputation consists in

- 1. setting and verifying the quotient and remainder of the euclidean division of $\langle \mathsf{OFF}^1 \rangle$ by 16,
- 2. setting the ALIGNED flag to 1 if the remainder of said euclidean division is 0.

Note that the ALIGNED flag will be ignored by the MSTORE8 instruction.

The RAM data processor deals with MSTORE8 instructions in a uniform way: there are no fast MSTORE8 instructions, i.e. every MSTORE8 translates to a surgery micro instruction in the RAM data processor. Parametrized instruction decoding for MSTORE8 thus coincides with standard instruction decoding: every MSTORE8 instruction gives rise to a LsbFromStackToRAM micro instruction in the RAM data processor.

MLOAD and MSTORE instructions, on the other hand, can give rise to either fast micro instructions or slow micro instructions. The parametrized instruction decoding of MLOAD and MSTORE thus depends on a single binary flag, ALIGNED, that lights up precisely when $\langle \mathsf{OFF}^1 \rangle$ is a clean multiple of 16. Thus MLOAD translates to the transplant PushTwoRamToStack when ALIGNED = 1 and to the surgery [3 \Rightarrow 2Full] when ALIGNED = 0. Similarly MSTORE translates to the transplant PushTwoStackToRam when ALIGNED = 1 and to the surgery [2Full \Rightarrow 3] when ALIGNED = 0.

Parametrized instruction decoder

The relevant portion of the parametrized instruction decoder looks like so:

Preprocessing

We collect under the moniker Type_1 the following collection of constraints. We jump straight to the last preprocessing step:

All constraints in this subsection assume $\mathsf{IS}_\mu_i = 0$ $\,$ AND $\,\mathsf{IS}_\mu_{i+1} = 1$

1. $OFF_OOB_i = 0$;

Indeed, $\langle \mathsf{OFF}^1 \rangle_i$ already went through the Memory Expansion Module where it was tested for smallness.

- 2. We fix the source and target context according to the $^{\Diamond}\mathsf{TO}_{\mathsf{RAM}_i}$ flag:
 - (a) IF $^{\Diamond}$ TO_RAM_i = 0 THEN

$$\begin{cases} \mathsf{CN_S}_i = \langle \mathsf{CN} \rangle \\ \mathsf{CN_T}_i = 0 \end{cases}$$

(b) $^{\Diamond}$ TO_RAM_i = 1 THEN

$$\begin{cases} \mathsf{CN_S}_i = 0 \\ \mathsf{CN_T}_i = \langle \mathsf{CN} \rangle_i \end{cases}$$

In other words, MSTORE and MSTORE8 have target context equal to the current context $(CN_T_i = \langle CN \rangle_i)$ and MLOAD has source context equal to the current context $(CN_S_i = \langle CN \rangle_i)$. The other context is zero in both cases.

We can of course subsume the above in the constraints $\mathsf{CN_S}_i = (1 - {}^{\Diamond}\mathsf{TO_RAM}_i) \cdot \langle \mathsf{CN} \rangle_i$ and $\mathsf{CN_T}_i = {}^{\Diamond}\mathsf{TO_RAM}_i \cdot \langle \mathsf{CN} \rangle_i$.

- 3. $\langle \mathsf{OFF}^1 \rangle_i = 16 \cdot \mathsf{ACC} \mathbf{1}_i + \mathsf{NIB} \mathbf{1}_i;$
- 4. we set the source and target limb and byte offsets:
 - (a) $^{\Diamond}$ TO_RAM_i = 0 THEN

$$\begin{cases} \mathsf{SLO}_{i+1} = \mathsf{SLO}_i = \mathsf{ACC_1}_i \\ \mathsf{SBO}_{i+1} = \mathsf{SBO}_i = \mathsf{NIB_1}_i \\ \mathsf{TLO}_{i+1} = \mathsf{TLO}_i = 0 \\ \mathsf{TBO}_{i+1} = \mathsf{TBO}_i = 0 \end{cases}$$

(b) $^{\uparrow}$ $^{\uparrow}$ TO_RAM_i = 1 THEN

$$\begin{cases} \mathsf{SLO}_{i+1} = \mathsf{SLO}_i = 0 \\ \mathsf{SBO}_{i+1} = \mathsf{SBO}_i = 0 \\ \mathsf{TLO}_{i+1} = \mathsf{TLO}_i = \mathsf{ACC_1}_i \\ \mathsf{TBO}_{i+1} = \mathsf{TBO}_i = \mathsf{NIB_1}_i \end{cases}$$

Again we can subsume the previous constraints in a linear combination as before.

5. Set the fast operation flag:

$$\begin{cases} \mathbf{11}^{\bullet} \ \mathsf{NIB_1}_i = 0 \ \mathsf{THEN} \ \mathsf{ALIGNED}_i = 1, \\ \mathsf{11}^{\bullet} \ \mathsf{NIB_1}_i \neq 0 \ \mathsf{THEN} \ \mathsf{ALIGNED}_i = 0; \end{cases}$$

6. $TOT_i^{\mu} = 1$: an MLOAD, MSTORE or MSTORE8 is dealt with by the RAM data processor in one micro instruction;

Micro-instruction writing

All constraints in this subsection assume
$$\mathsf{IS}_\mu_i = 1$$

1. The source and target limb were already set.

2. IF $ALIGNED_i = 1$ THEN

```
 \begin{cases} \text{ if } ^{\lozenge}\mathsf{TO}\_\mathsf{RAM}_i = 0 \text{ THEN } \mu\mathsf{INST}_i = \mathsf{PushTwoRamToStack} \\ \text{ if } \left(^{\lozenge}\mathsf{TO}\_\mathsf{RAM}_i = 1 \text{ AND } \langle\mathsf{INST}\rangle_i = \mathsf{MSTORE}\right) \text{ THEN } \mu\mathsf{INST}_i = \mathsf{PushTwoStackToRam}_i \\ \end{cases}
```

3. IF $ALIGNED_i = 0$ THEN

$$\left\{\begin{array}{ll} \text{IN} \quad ^{\diamondsuit}\text{TO_RAM}_i = 0 \text{ THEN } \mu \text{INST}_i = \text{NA_RamToStack_3To2Full} \\ \text{IN} \quad \left(^{\diamondsuit}\text{TO_RAM}_i = 1 \text{ AND } \langle \text{INST} \rangle_i = \text{MSTORE} \right) \text{ THEN } \mu \text{INST}_i = \text{FullStackToRAM} \\ \end{array}\right.$$

4. μ (INST)_i = MSTORE8 THEN μ INST_i = LsbFromStackToRAM

2.4.4 Type 2

Instructions

The following instructions follow type 3 precomputation:

1. RETURN in a non deployment context

2. REVERT

Workflow

The precomputation phase of type 2 is involved. It requires computing a number of euclidean divisions and doing a few comparisons. Here is the general overview of the computation:

1. The preprocessor first determines the "real size" of data to be moved, i.e. the minimum

$$MIN := \min\{\langle SIZE \rangle, \langle R@C \rangle\}$$

Indeed, when returning or reverting successfully, the current execution context writes as much of its return data to its parent context as the parent context permits; the "as much as possible" part of that statement is captured by the minimun.

2. It then determines the euclidean divisions

$$\begin{cases} \langle \mathsf{OFF}^1 \rangle &= 16 \cdot \mathsf{ACC_1} + \mathsf{NIB_1}, \\ \langle \mathsf{OFF}^1 \rangle + (\mathsf{MIN} - 1) &= 16 \cdot \mathsf{ACC_2} + \mathsf{NIB_2}, \\ \langle \mathsf{R@O} \rangle &= 16 \cdot \mathsf{ACC_3} + \mathsf{NIB_3}, \\ \langle \mathsf{R@O} \rangle + (\mathsf{MIN} - 1) &= 16 \cdot \mathsf{ACC_4} + \mathsf{NIB_4}. \end{cases}$$

Note that all these integers have previously been checked for smallness (i.e. they fit into 3 bytes) by the Memory Expansion Module; we know that proving these euclidean divisions will require only byte decompositions of (what are *a priori* known to be) three byte integers ACC_1, ACC_2, ACC_3 and ACC_4. Note, too, that instructions with zero size will be filtered out before reaching the preprocessor.

- 3. The current macro-instruction is broken down into $\mathsf{TOT}^\mu = \mathsf{ACC}_2 \mathsf{ACC}_1 + 1$ micro-instructions; there are several execution paths ahead:
 - (a) $ACC_2 = ACC_1$ i.e. $TOT^{\mu} = 1$ means that the bytes to write to the caller RAM live in a single limb of the current execution context; a single surgery will suffice;
 - (b) $ACC_2 = ACC_1 + 1$ i.e. $TOT^{\mu} = 2$ means that the bytes to write to the caller RAM live in two contiguous RAM limbs of the current execution context;

(c) ACC_2 \geq ACC_1 + 2 i.e. i.e. $\mathsf{TOT}^{\mu} \geq 3$ means that the bytes to write to the caller RAM live in at least 3 contiguous RAM limbs; the first and last of these may only be partially copied to their destination, but $\mathsf{ACC}_2 - (\mathsf{ACC}_1 + 1) = \mathsf{TOT}^{\mu} - 2 \geq 1$ will fully carry over to the caller RAM;

The sequence of micro-instructions into which the macro-instruction decomposes reflects this structure:

(a) In the first case a single surgery will suffice; this surgery may span one or two (neighboring) limbs in the target context (i.e. the caller context); determining which surgery applies requires us to figure out which of the following holds:

$$NIB_3 > NIB_1$$
? or $NIB_3 \le NIB_1$?

In the first case a chunk of consecutive bytes from the source limb will be split and made to replace a suffix and a prefix of two neighboring limbs in the caller RAM. In the second case a chunk of consecutive bytes in the source limb will replace a chunk of bytes in a limb of the caller RAM.

(b) In the second case two surgeries are enough; again there are various possibilities for these surgeries; the previous discussion applies, but we now also have to consider the second limb, a prefix of which will replace either (a chunk of consecutive bytes of a single limb in the caller RAM) or a suffix and a prefix of two consecutive limbs in the caller RAM; determining which surgery applies requires to answer dual question:

$$NIB_4 < NIB_2$$
? or $NIB_4 \ge NIB_2$?

- (c) In the third case the initial surgery (which follows the logic laid out in part earlier) is followed by $\mathsf{TOT}^{\mu} 2 \ge 1$ full writes which in turn is followed by a final surgery (which follows the logic laid out in part earlier).
- 4. Note that in the third case we can further distinguish between fast operations and slow ones. The ACC_2 (ACC_1+1) full writes will be fast if NIB_1 = NIB_3, otherwise they will be slow.

Note that the arithmetization treats the second and third case on equal footing.

Parametrized instruction decoder

The relevant portion of the parametrized instruction decoder looks like so:

Figure 2.10

Context constraints

We collect under the moniker Type_2 the following collection of constraints:

1. We fix the source and target context:

$$\begin{cases} \mathsf{CN_S}_i = \langle \mathsf{CN} \rangle_i \\ \mathsf{CN_T}_i = \langle \mathsf{CALLER} \rangle_i \end{cases}$$

2. $OFF_OOB_i = 0$;

Let us expand on this constraint. Before entering the RAM preprocessor the offset and size parameters of the RETURN/REVERT instruction underwent analysis in the Memory Expansion Module where they were tested for smallness. We therefore know that both of them are small (i.e. fit into 3 bytes). Their sum fits into 3*8+1 bits and the quotient of the euclidean division by 16 of these integers fit into 3 bytes (and the remainders are nibbles.) This allows us to set, a priori, $OFF_OOB_i = 0$.

Preprocessing

We jump straight to the last preprocessing step:

All constraints in this subsection assume
$$\mathsf{IS}_\mu_i = 0$$
 AND $\mathsf{IS}_\mu_{i+1} = 1$

Euclidean divisions. ACC_1, ACC_2, ACC_3 and ACC_4 target quotients of certain euclidean divisions and NIB_1, NIB_2, NIB_3 and NIB_4 target the associated remainders:

$$\begin{cases} \langle \mathsf{OFF}^1 \rangle_i &= 16 \cdot \mathsf{ACC}_1_i + \mathsf{NIB}_1_i \\ \langle \mathsf{OFF}^1 \rangle_i + (\mathsf{MIN}_i - 1) &= 16 \cdot \mathsf{ACC}_2_i + \mathsf{NIB}_2_i \\ \langle \mathsf{R@O} \rangle_i &= 16 \cdot \mathsf{ACC}_3_i + \mathsf{NIB}_3_i \\ \langle \mathsf{R@O} \rangle_i + (\mathsf{MIN}_i - 1) &= 16 \cdot \mathsf{ACC}_4_i + \mathsf{NIB}_4_i \end{cases}$$

(The value of MIN_i is set below.) Note that we don't "use" ACC_2_i or ACC_4_i per se; they exist purely to justify the associated nibbles NIB_2_i and NIB_4_i .

Comparisons. We justify the three bit columns [1], [2] and [3] and the fifth accumulator column ACC_5:

$$\left\{ \begin{array}{lll} \left(\langle \mathsf{R@C} \rangle_i - \langle \mathsf{SIZE} \rangle_i \right) \cdot \left(2 \cdot \llbracket 1 \rrbracket_i - 1 \right) - \llbracket 1 \rrbracket_i &=& \mathsf{ACC_5}_i \\ \left(\mathsf{NIB_3}_i - \mathsf{NIB_1}_i \right) \cdot \left(2 \cdot \llbracket 2 \rrbracket_i - 1 \right) - \llbracket 2 \rrbracket_i &=& \mathsf{NIB_5}_i \\ \left(\mathsf{NIB_2}_i - \mathsf{NIB_4}_i \right) \cdot \left(2 \cdot \llbracket 3 \rrbracket_i - 1 \right) - \llbracket 3 \rrbracket_i &=& \mathsf{NIB_6}_i \end{array} \right.$$

Thus

$$\left\{ \begin{array}{ll} \llbracket 1 \rrbracket = 1 & \Longleftrightarrow & \langle \mathsf{R@C} \rangle > \langle \mathsf{SIZE} \rangle \\ \llbracket 2 \rrbracket = 1 & \Longleftrightarrow & \mathsf{NIB_3} > \mathsf{NIB_1} \\ \llbracket 3 \rrbracket = 1 & \Longleftrightarrow & \mathsf{NIB_2} > \mathsf{NIB_4} \end{array} \right.$$

Note that NIB_5 and NIB_6 don't play a functional role in type 2 instructions. Their sole purpose is in establishing [2] and [3].

Establishing minimum. We set the minimum $MIN := min\{\langle SIZE \rangle, \langle R@C \rangle\}$:

$$\mathsf{MIN}_i = [1]_i \cdot \langle \mathsf{SIZE} \rangle_i + [1]_i^{\vee} \cdot \langle \mathsf{R@C} \rangle_i.$$

(Recall our standing convention of writing $[\![k]\!]^{\vee} := (1 - [\![k]\!])$.)

Workflow parameters. We establish the TOTAL_NUMBER_OF_MICRO_INSTRUCTIONS:

$$\mathsf{TOT}_i^\mu = \mathsf{ACC}_2_i - \mathsf{ACC}_1_i + 1$$

and [4] which purely measures whether $\mathsf{TOT}_i^{\mu} = 1$ or $\mathsf{TOT}_i^{\mu} > 1$:

$$\begin{cases} \text{ IF } \mathsf{TOT}_i^{\mu} = 1 \text{ THEN } [\![4]\!]_i = 1 \\ \text{ IF } \mathsf{TOT}_i^{\mu} \neq 1 \text{ THEN } [\![4]\!]_i = 0 \end{cases}$$

We now establish $[\![5]\!]_i$. This bit only matters when $\mathsf{TOT}_i^\mu = 1$ i.e. $[\![4]\!] = 1$. $[\![5]\!]$ decides which operation to perform when $\mathsf{NIB}_3 > \mathsf{NIB}_1$ (i.e. $[\![2]\!]_i = 1$)

1. IF
$$[4]_i = 0$$
 THEN $[5]_i = 0$

2. IF
$$[4]_i = 1$$
 THEN

$$NIB_3 + (MIN_i - 1) - 16 \cdot [5]_i = NIB_7_i$$

Note that NIB_7 doesn't play a functional role in type 2 instructions. Its sole purpose is in establishing [5].

We give more details. Assume $[4]_i = 1$ i.e. one micro-instruction is enough. If NIB_3 \leq NIB_1 the single operation is necessarily a RamToRamSlideChunk. But if NIB_3 > NIB_1 it could either be a RamToRamSlideChunk or a RamToRamSlideOverlappingChunk. The second case happens iff NIB_3 + (MIN_i - 1) \geq 16 i.e. $[5]_i = 1$ We set the fast operation flag:

$$\left\{ \begin{array}{l} \text{ II } \mathsf{NIB_1}_i = \mathsf{NIB_3}_i \text{ THEN } \mathsf{ALIGNED}_i = 1 \\ \text{ II } \mathsf{NIB_1}_i \neq \mathsf{NIB_3}_i \text{ THEN } \mathsf{ALIGNED}_i = 0 \end{array} \right.$$

We establish the source and target limb and byte offsets:

$$\begin{cases} \mathsf{SLO}_{i+1} = \mathsf{SLO}_i = \mathsf{ACC_1}_i \\ \mathsf{SBO}_{i+1} = \mathsf{SBO}_i = \mathsf{NIB_1}_i \\ \mathsf{TLO}_{i+1} = \mathsf{TLO}_i = \mathsf{ACC_3}_i \\ \mathsf{TBO}_{i+1} = \mathsf{TBO}_i = \mathsf{NIB_3}_i \end{cases}$$

Micro-instruction writing

We distinguish several cases. Note that

All constraints in this subsection assume $IS_{\mu_i} = 1$

- 1. $SLO_i = SLO_{i-1} + IS_{\mu_{i-1}}$: the source limb offset grows by 1 with every instruction, regardless of anything else;
- 2. IF $[4]_i = 1$ THEN
 - (a) SLO_i and SBO_i are already set
 - (b) TLO_i and TBO_i are already set
 - (c) $SIZE_i = MIN_i$
 - (d) # $[2]_i = 0$ THEN $\mu \mathsf{INST}_i = \mathsf{RamToRamSlideChunk}$
 - (e) IF $[2]_i = 1$ THEN

$$\left\{ \begin{array}{l} \textbf{IF} \ [\![5]\!]_i = 0 \text{ THEN } \mu \mathsf{INST}_i = \mathsf{RamToRamSlideChunk} \\ \textbf{IF} \ [\![5]\!]_i = 1 \text{ THEN } \mu \mathsf{INST}_i = \mathsf{RamToRamSlideOverlappingChunk} \end{array} \right.$$

Recall that the case $[\![4]\!]_i=1$ corresponds to a the single surgery, so this single constraint is sufficient.

- 3. If $[4]_i = 0$ there are most steps but they are less cramped. We start with TLO:
 - (a) IF $IS_{\mu_{i-1}} = 0$ THEN

$$\mathsf{TLO}_{i+1} = \mathsf{TLO}_i + (\mathsf{ALIGNED}_i + [2]_i)$$

Note that $ALIGNED_i + [2]_i = 1 \iff NIB_3 \ge NIB_1$

(b) IF $15 \mu_{i-1} = 15 \mu_i = 15 \mu_{i+1} = 1$ THEN

$$\mathsf{TLO}_{i+1} = \mathsf{TLO}_i + 1$$

Note that the middle condition $IS_{\mu_i} = 1$ is redundant;

The previous two columns signify that if $NIB_3 \ge NIB_2$ then TLO_i grows by one with every micro instruction. However when $NIB_3 < NIB_2$ the first limb in the target is modified by two successive micro-instructions. This is captured by the above constraints.

```
i. SIZE_i = (15 - NIB\_1_i) + 1

ii. IF [2]_i = 0 THEN \muINST_i = RamToRamSlideChunk

iii. IF [2]_i = 1 THEN \muINST_i = RamToRamSlideOverlappingChunk

(d) IF IS\_\mu_{i-1} = 1 THEN

i. SBO_i = 0

ii. TBO_i = NIB\_3_i + 16 - NIB\_1_i - 16 \cdot (ALIGNED_i + [2]_i)

Note that by construction, for type 2 instructions, ALIGNED_i and [2]_i measure disjiont events, so that ALIGNED_i + [2] = ALIGNED_i + [2] - ALIGNED_i \cdot [2] = ALIGNED_i \cdot [2] is a binary column and its interpretation is ALIGNED_i + [2] = 1 \iff NIB\_1 \le NIB\_3.

iii. IF TOT_i^\mu \neq 0 THEN

A. SIZE_i = 16

B. IF ALIGNED_i = 1 THEN \muINST_i = RamToRam

C. IF ALIGNED_i = 0 THEN

A. SIZE_i = NIB\_2_i + 1

B. IF [3]_i = 0 THEN \muINST_i = RamToRamSlideOverlappingChunk

C. IF [3]_i = 0 THEN \muINST_i = RamToRamSlideChunk

C. IF [3]_i = 0 THEN \muINST_i = RamToRamSlideChunk
```

2.4.5 Type 3

Instructions

The following instructions follow type 3 precomputation:

1. SHA3

3. CREATE and CREATE2

2. LOGO-LOG4

4. RETURN in a deployment context

Workflow

Parametrized instruction decoder

The relevant portion of the parametrized instruction decoder looks like so:

Context constraints

We fix some context information: We collect under the moniker Type_3 the following collection of constraints:

1. source and target contexts:

$$\begin{cases} \mathsf{CN_S}_i = \langle \mathsf{CN} \rangle_i \\ \mathsf{CN_T}_i = 0 \end{cases}$$

2. $OFF_OOB_i = 0$;

Let us expand on this constraint. Just as with Type_1, $\langle \mathsf{OFF}^1 \rangle_i$ already went through the Memory Expansion Module where it was tested for smallness. The computation also tested $\langle \mathsf{SIZE} \rangle_i$ for smallness. Thus arriving into the present module we know that both of them are small (i.e. fit into 3 bytes) and so their sum fits into 3*8+1 bits and the quotient of the euclidean division by 16 of these integers fit into 3 bytes (and the remainders are nibbles.)

INST	\mid IS $_\mu$	[1]	[2]	ALIGNED	INFO	[♦] X_SHA3	[♦] X_LOG	[♦] X_ROM	♦PRE	μ INST
SHA3	0					1	0	0		
LOGX	0					0	1	0		
CREATE	0					0	0	1		
CREATE2	0					1	0	1		
RETURN	0				1	0	0	1		
	1	0	0	0						FullExoFromTwo
same as		0	0	1	same	same	same	same		RamIsExo
above		1	0							PaddedExoFromOne
	1	1	1							PaddedExoFromTwo

Figure 2.11: The $^{\Diamond}X$ _ROM, $^{\Diamond}X$ _LOG and $^{\Diamond}X$ _SHA3 columns take the same value in the IS_ $\mu=1$ case as in the IS_ $\mu=0$ case. The [1] column records whether the current micro instruction is forms a full word of exogenous data or a padded one. The [2] column records, in case where the $\langle \text{SIZE} \rangle$ isn't a clean multiple of 16, the kind of final micro-instruction that will take place: either we form a padded limb of exogenous data using one limb from RAM or we form one padded limb of exogenous data using two limbs from RAM.

Preprocessing

We jump straight to the last preprocessing step, i.e. constraints below are under the assumption

Euclidean divisions. ACC_1, ACC_2 target the quotients of certain euclidean divisions and NIB_1, NIB_2 target the associated remainders:

$$\left\{ \begin{array}{ll} \langle \mathsf{OFF^1} \rangle_i &=& 16 \cdot \mathsf{ACC_1}_i + \mathsf{NIB_1}_i \\ \langle \mathsf{SIZE} \rangle_i &=& 16 \cdot \mathsf{ACC_2}_i + \mathsf{NIB_2}_i \end{array} \right.$$

Fast operation. We set

$$\left\{ \begin{array}{l} \text{III NIB_1}_i = 0 \text{ THEN ALIGNED}_i = 1 \\ \text{III NIB_1}_i \neq 0 \text{ THEN ALIGNED}_i = 0 \end{array} \right.$$

Special final micro-instruction. We set

$$\left\{ \begin{array}{l} \text{ IF NIB}_2_i = 0 \text{ THEN } \llbracket 1 \rrbracket_i = 0 \\ \text{ IF NIB}_2_i \neq 0 \text{ THEN } \llbracket 1 \rrbracket_i = 1 \end{array} \right.$$

There is a final operation with padding if the SIZE isn't a clean multiple of 16. The [1] flag detects it.

Nature of final micro-instruction. In case there is a special final instruction [2] will distinguish between the two possibilities:

1. IF ALIGNED_i = 1 THEN
$$[2]_i = 0$$
;

2. IF $ALIGNED_i = 0$ THEN

$$NIB_1_i + (NIB_2_i - 1) - 16 \cdot [2]_i = NIB_3_i$$

$$\begin{cases} \mathsf{ALIGNED} = 1 &\iff \langle \mathsf{OFF}^1 \rangle \text{ is a clean multiple of } 16 \\ & \llbracket 1 \rrbracket = 1 &\iff \text{there's a special final operation} \\ & \iff \langle \mathsf{SIZE} \rangle \text{ isn't a clean multiple of } 16 \\ & \llbracket 2 \rrbracket = 1 &\iff \mathsf{NIB} _ 1_i + (\mathsf{NIB} _ 2_i - 1) \geq 16 \end{cases}$$

Workflow parameters. We establish the TOTAL_NUMBER_OF_MICRO_INSTRUCTIONS:

$$\mathsf{TOT}_i^\mu = \mathsf{ACC}_2_i + \llbracket 1
rbracket_i$$

We establish the initial source and target limb and byte offsets:

$$\begin{cases} \mathsf{SLO}_i &= \mathsf{ACC}_1_i \\ \mathsf{SBO}_i &= \mathsf{NIB}_1_i \end{cases}$$

$$\mathsf{TLO}_i &= 0$$

$$\mathsf{TBO}_i &= 0$$

Constraints

All constraints in this subsection assume

$$\boxed{\mathsf{IS}_\mu_i = 1}$$

1. the source and target limb and byte offsets change very predictably:

$$\left\{ \begin{array}{ll} \mathsf{SLO}_i &=& \mathsf{SLO}_{i-1} + \mathsf{IS}_\mu_{i-1} \\ \mathsf{SBO}_i &=& \mathsf{NIB}_1_i \\ \\ \mathsf{TLO}_i &=& \mathsf{TLO}_{i-1} + \mathsf{IS}_\mu_{i-1} \\ \mathsf{TBO}_i &=& 0 \end{array} \right.$$

- - (a) **THEN** $\mu INST_i = RamIsExo$
 - (b) IF $ALIGNED_i = 0$ THEN $\mu INST_i = FullExoFromTwo$
- - (a) IF $\left(\mathsf{ALIGNED}_i = 1 \text{ AND } \llbracket 1 \rrbracket_i = 0 \right)$ THEN $\mu \mathsf{INST}_i = \mathsf{RamIsExo}$ (b) IF $\left(\mathsf{ALIGNED}_i \neq 1 \text{ CML } \llbracket 1 \rrbracket_i \neq 0 \right)$
 - - ii. IF $[\![2]\!]_i=0$ THEN $\mu \mathsf{INST}_i=\mathsf{PaddedExoFromOne}$
 - iii. $\mathbf{H} \ [\![2]\!]_i = 1 \ \mathtt{THEN} \ \mu \mathsf{INST}_i = \mathtt{PaddedExoFromTwo}$

2.4.6 Type 4

Instructions

The following instructions follow Type 4 precomputation:

1. CALLDATACOPY

3. CODECOPY

2. RETURNDATACOPY

4. EXTCODECOPY

Type 4 instructions have subtle differences between themselves. We thus further subdivide the type into 3 subtypes:

INST	♦PRE
CODECOPY	type4CC
EXTCODECOPY	type4CC
CALLDATACOPY	type4CD
RETURNDATACOPY	type4RD

Context

We collect under the moniker Type_4 the following collection of constraints (which will further depend on the ternary column TERN). It starts with setting source and target context numbers:

- 1. We fix the target context, it is the current execution context: $CN_{T_i} = \langle CN \rangle_i$;
- 2. The source context and exodata flags depend on the instruction:

(a) IF
$$^{\Diamond}$$
 PRE = type4RD THEN CN_S $_i$ = \langle RETURNER \rangle_i and
$$\begin{cases} & \text{X_SHA3}_i = 0 \\ & \text{X_LOG}_i = 0 \\ & \text{X_ROM}_i = 0 \\ & \text{X_TXCD}_i = 0 \end{cases}$$

$$\begin{aligned} \text{(b)} &\text{ if } \langle \mathsf{INST} \rangle_i = \mathsf{CALLDATACOPY} \text{ then } \mathsf{CN_S}_i = \langle \mathsf{CALLER} \rangle_i \text{ and} \\ &\begin{cases} \mathsf{X_SHA3}_i = 0 \\ \mathsf{X_LOG}_i = 0 \\ \mathsf{X_ROM}_i = 0 \\ \mathsf{X_ROM}_i = 0 \end{cases} \\ \mathsf{X_TXCD} : \begin{cases} \text{ if } \mathsf{IS_\mu}_i = 1 \text{ and } \mathsf{TOTRD}_{i-1} \neq 0 \text{ then } \mathsf{X_TXCD}_i = \langle \mathsf{INFO} \rangle_i \\ \mathsf{IS_\mu}_i = 0 \text{ or } \mathsf{TOTRD}_{i-1} = 0 \text{ then } \mathsf{X_TXCD}_i = 0 \end{cases} \end{aligned}$$

Recall that we distinguish between transaction call data and call data created in CALL-type instructions

(c) IF
$$\langle \mathsf{INST} \rangle_i = \mathsf{CODECOPY}$$
 OF $\langle \mathsf{INST} \rangle_i = \mathsf{EXTCODECOPY}$ Then $\mathsf{CN_S}_i = 0$ and
$$\begin{cases} \mathsf{X_SHA3}_i = 0 \\ \mathsf{X_LOG}_i = 0 \\ \mathsf{X_ROM} : \begin{cases} \mathsf{IF} \ \mathsf{IS_\mu}_i = 1 \\ \mathsf{IF} \ \mathsf{IS_\mu}_i = 0 \end{cases} \text{ or } \mathsf{TOTRD}_{i-1} \neq 0 \text{ THEN } \mathsf{X_ROM}_i = 1 \\ \mathsf{X_TXCD}_i = 0 \end{cases}$$

3. OFF_OOB, is set along with TERNARY,

Along with CALLDATALOAD, the above are the only instructions that may set off the OFF_OOB flag. As already expanded upon elsewhere, the "data source offset" $\langle \mathsf{OFF}^2 \rangle$ of these instructions points into bytecode or calldata (we deal with return data in the following paragraph). It may very well go completely out of bounds and not provoke an exception. When it does, $\mathsf{OFF}_\mathsf{OOB}_i$ will be set.

The case where the "data source offset" points into return data is different: we test the fact that the byte slice it points to is in bounds before the macro-instruction ever makes it to the RAM preprocessor. Recall that out of bounds RETURNDATACOPY instructions raise an exception in the evm.

Establishing TERN

We establish the TERNARY column. Recall that it is a $\langle MMU \square \rangle$ -constant column. Its value determines the kinds of micro-instructions the macro-instruction is translated to. There are three cases to consider:

TERN = 0: $\langle \mathsf{OFF}^2 \rangle + (\langle \mathsf{SIZE} \rangle - 1) < \langle \mathsf{REFS} \rangle$: the instruction behaves like a type 3 instruction with a caveat about the exodata source; there is no zero padding;

TERN = 1: $\langle \mathsf{OFF}^2 \rangle < \langle \mathsf{REFS} \rangle \leq \langle \mathsf{OFF}^2 \rangle + (\langle \mathsf{SIZE} \rangle - 1)$: the instruction reads at least one byte from its source and writes it to RAM; it follows it up by writing at least one 0 padding byte;

TERN = 2: $\langle REFS \rangle \le \langle OFF^2 \rangle$: the instruction writes $\langle SIZE \rangle$ many zeros to memory, i.e. there is only zero padding;

The trickiest case to arithmetize is $\mathsf{TERN} = 1$. We go about establishing the value of TERN . We jump straight to the last preprocessing instruction:

All constraints in this subsection assume $\mathsf{IS}_\mu_i = 0$ AND $\mathsf{IS}_\mu_{i+1} = 1$

1. IF $\langle \mathsf{OFF}^2 \rangle_i^{\mathsf{hi}} \neq 0$ THEN

$$\begin{cases} \mathsf{TERN}_i = 2 \\ \mathsf{OFF_OOB}_i = 1 \end{cases}$$

 $\langle \mathsf{OFF}^2 \rangle_i^{\mathsf{hi}} \neq 0$ means that $\langle \mathsf{OFF}^2 \rangle$ is grossly out of bounds.

2. IF $\langle \mathsf{OFF}^2 \rangle_i^{\mathsf{hi}} = 0$ THEN

(a) \mathbf{r} TERN_i = 0 THEN

$$\begin{cases} \mathsf{OFF_OOB}_i = 0 \\ \langle \mathsf{REFS} \rangle_i - (\langle \mathsf{OFF}^2 \rangle_i^\mathsf{lo} + \langle \mathsf{SIZE} \rangle_i) = \mathsf{ACC_1}_i \end{cases}$$

(b) IF $TERN_i = 1$ THEN

$$\begin{cases} & \mathsf{OFF_OOB}_i = 0 \\ \langle \mathsf{OFF}^2 \rangle_i^{\mathsf{lo}} + (\langle \mathsf{SIZE} \rangle_i - 1) - \langle \mathsf{REFS} \rangle_i = \mathsf{ACC_1}_i \\ \langle \mathsf{REFS} \rangle_i - (\langle \mathsf{OFF}^2 \rangle_i^{\mathsf{lo}} + 1) = \mathsf{ACC_2}_i \end{cases}$$

(c) IF $TERN_i = 2$ THEN

$$\left\{ \begin{array}{rcl} \mathsf{OFF_OOB}_i &=& 1 \\ \langle \mathsf{OFF}^2 \rangle_i - \langle \mathsf{REFS} \rangle_i &=& \mathsf{ACC_1}_i \end{array} \right.$$

Note that ACC_1 and ACC_2 don't play a "functional role", their sole purpose is in establishing $TERN_i$. Note furthermore that NIB_1 and NIB_2 remain unused at this point.

2.4.7 Type 4 when $\mathsf{TERN} = 0$

Preprocessing

This is essentially a subcase of TERN = 1.

2.4.8 Type 4 when TERN = 1

Preprocessing

Type 4 instructions with TERN = 1 are the most complex to arithmetize. As usual, we jump straight to the last preprocessing step, i.e.

All constraints in this subsection assume
$$\mathsf{IS}_\mu_i = 0$$
 and $\mathsf{IS}_\mu_{i+1} = 1$

Note that in the present case (TERN = 1) preprocessing takes 3 lines. The integer whose bytes are being accumulated are small (having passed smallness testing in the Memory Expansion Module or by virtue of TERN = 1) i.e. they all fit into 3 bytes. Also notice that ACC_1 and ACC_2 are already "used up". In what follows we start with ACC_3, ACC_4, ...

Euclidean divisions. ACC_3, ..., ACC_8 target quotients of certain euclidean divisions and NIB_3, ..., NIB_8 target the associated remainders:

$$\begin{cases} \langle \mathsf{REFO} \rangle_i + \langle \mathsf{OFF}^2 \rangle_i &= 16 \cdot \mathsf{ACC}_3_i + \mathsf{NIB}_3_i \\ \langle \mathsf{REFO} \rangle_i + \left(\langle \mathsf{REFS} \rangle_i - 1 \right) &= 16 \cdot \mathsf{ACC}_4_i + \mathsf{NIB}_4_i \\ \langle \mathsf{OFF}^1 \rangle_i &= 16 \cdot \mathsf{ACC}_5_i + \mathsf{NIB}_5_i \\ \langle \mathsf{OFF}^1 \rangle_i + \left(\left(\langle \mathsf{REFS} \rangle_i - \langle \mathsf{OFF}^2 \rangle_i \right) - 1 \right) &= 16 \cdot \mathsf{ACC}_6_i + \mathsf{NIB}_6_i \\ \langle \mathsf{OFF}^1 \rangle_i + \left(\langle \mathsf{REFS} \rangle_i - \langle \mathsf{OFF}^2 \rangle_i \right) &= 16 \cdot \mathsf{ACC}_7_i + \mathsf{NIB}_7_i \\ \langle \mathsf{OFF}^1 \rangle_i + \left(\langle \mathsf{SIZE} \rangle_i - 1 \right) &= 16 \cdot \mathsf{ACC}_8_i + \mathsf{NIB}_8_i \end{cases}$$

Note that ACC_7_i and NIB_7_i could easily deduced from ACC_6_i and NIB_6_i ; we don't do it and resort to this generic way of establishing ACC_7_i and NIB_7_i to keep things simpler.

Comparisons. We justify the bit columns [1] and [2] and use up NIB_1 and NIB_2 in the process:

$$\begin{cases} (NIB_5_i - NIB_3_i) \cdot (2 \cdot [1]_i - 1) - [1]_i &= NIB_1_i \\ (NIB_4_i - NIB_6_i) \cdot (2 \cdot [2]_i - 1) - [2]_i &= NIB_2_i \end{cases}$$

Thus

$$\left\{ \begin{array}{ll} \llbracket 1 \rrbracket = 1 & \Longleftrightarrow & \mathsf{NIB_5} > \mathsf{NIB_3} \\ \llbracket 2 \rrbracket = 1 & \Longleftrightarrow & \mathsf{NIB_4} > \mathsf{NIB_6} \end{array} \right.$$

Workflow parameters. We set the total number of micro-instructions:

$$\begin{array}{rcl} \mathsf{TOT}_i^{\mu} &=& (\mathsf{ACC}_\mathtt{4}_i - \mathsf{ACC}_\mathtt{3}_i) + 1 \\ && + (\mathsf{ACC}_\mathtt{8}_i - \mathsf{ACC}_\mathtt{7}_i) + 1 \end{array}$$

We also set the total number of instructions involving actual reads:

$$\mathsf{TOTRD}_i = (\mathsf{ACC}_4_i - \mathsf{ACC}_3_i) + 1$$

Let us also write, just this once,

$$TOTPD_i = (ACC 8_i - ACC 7_i) + 1$$

We emphasize that we don't need a dedicated TOTPD column, but it's convenient to understand the meaning of $\llbracket 4 \rrbracket$ below. The interpretation is straightforward: TOTPD is the number of target

RAM limbs that will be affected by 0 padding. We set some binary flags:

$$\begin{cases} \mathbf{ii}^* \ \mathsf{NIB}_3_i = \mathsf{NIB}_5_i \ \mathsf{THEN} \ \mathsf{ALIGNED}_i = 1 \\ \mathbf{ii}^* \ \mathsf{NIB}_3_i \neq \mathsf{NIB}_5_i \ \mathsf{THEN} \ \mathsf{ALIGNED}_i = 0 \\ \\ \mathbf{ii}^* \ \mathsf{TOTRD}_i = 1 \ \mathsf{THEN} \ [3]_i = 1 \\ \\ \mathbf{ii}^* \ \mathsf{TOTPD}_i \neq 1 \ \mathsf{THEN} \ [4]_i = 0 \\ \\ \mathbf{ii}^* \ \mathsf{TOTPD}_i \neq 1 \ \mathsf{THEN} \ [4]_i = 0 \\ \\ \mathbf{ii}^* \ \mathsf{NIB}_6_i = 15 \ \mathsf{THEN} \ [5]_i = 1 \\ \\ \mathbf{ii}^* \ \mathsf{NIB}_6_i \neq 15 \ \mathsf{THEN} \ [5]_i = 0 \\ \\ \mathbf{ii}^* \ \mathsf{NIB}_8_i = 15 \ \mathsf{THEN} \ [6]_i = 1 \\ \\ \mathbf{ii}^* \ \mathsf{NIB}_8_i \neq 15 \ \mathsf{THEN} \ [6]_i = 0 \\ \end{cases}$$

We also establish [7]. This plays an analoguous role for type 4 instructions as [5] played for type 2 instructions: in case of a single read (i.e. $\mathsf{TOTRD}_i = 1$ i.e. [3] = 1) it distinguishes between the two writing methods. Either a source chunk is written to a suffix and prefix of two consecutive target limbs ($\iff (\mathsf{NIB_5} + (\mathsf{NIB_4} - \mathsf{NIB_3} + 1) - 1) \ge 16)$) or a source chunk is written to a single target limb replacing a chunk thereing ($\iff (\mathsf{NIB_5} + (\mathsf{NIB_4} - \mathsf{NIB_3} + 1) - 1) < 16)$)

```
1. IF [3] = 0 THEN [7] = 0

2. IF [3] = 1 THEN NIB_5 + (NIB_4 - NIB_3) - 16 \cdot [7]_i = NIB_9
```

In other words:

- 1. $ALIGNED = 1 \iff$ the data source and RAM target offsets are aligned;
- 2. $||3|| = 1 \iff$ precisely one limb of call data, return data or bytecode is read;
- 3. $[4] = 1 \iff$ precisely one target RAM limb has to be zero padded;
- 4. $\llbracket 5 \rrbracket = 1 \iff \mathsf{NIB_6} = 15 \iff \mathsf{NIB_7} = 0 \iff \mathsf{the} \text{ first padding operation starts on a fresh limb with a byte offset of 0;}$
- 5. $\llbracket 6 \rrbracket = 1 \iff \mathsf{NIB_8} = 15 \iff$ the final padding operation ends with a byte offset of 15;

Source and target limb and byte offsets We set source and target limb and byte offsets

$$\begin{cases} \mathsf{SLO}_{i+1} = \mathsf{SLO}_i = \mathsf{ACC}_3_i \\ \mathsf{SBO}_{i+1} = \mathsf{SBO}_i = \mathsf{NIB}_3_i \end{cases}$$
$$\mathsf{TLO}_{i+1} = \mathsf{TLO}_i = \mathsf{ACC}_5_i \\ \mathsf{TBO}_{i+1} = \mathsf{TBO}_i = \mathsf{NIB}_5_i \end{cases}$$

Note that we don't require source offsets: there is no source, we are simply writing zeros to the target context's RAM. Note furthermore that the constraint $\mathsf{TLO}_{i+1} = \mathsf{TLO}_i$ is implicit in the upcoming set of constraints. We include it purely for the reader's convenience.

Micro-instruction writing: updating TOTRD

We distinguish several cases. A complication arises from the fact that midway there is a regime change. We initially read data and write the micro-instructions that will surgically insert the relevant data into the target context's RAM. This regime holds for as long as $\mathsf{TOTRD}_{i-1} \neq 0$. The regime change takes place as we transition from row i_0 to row $i_0 + 1$ where i_0 is the row index where TOTRD where hits zero for the first time (within that $\langle \mathsf{MMU} \square \rangle$). At that point the micro-instructions the zk-evm writes switch from data extracting micro-instructions to zero padding micro-instructions. Note: we don't use the notation i_0 anywhere else. The transition condition will be couched in terms of TOTRD

```
All constraints in this subsection assume IS_{\mu_i} = 1
```

We begin by fixing the expected behaviour of TOTRD

```
1. IF TOTRD<sub>i-1</sub> \neq 0 THEN TOTRD<sub>i</sub> = TOTRD<sub>i-1</sub> - IS_\mu_{i-1}
```

2. IF
$$TOTRD_{i-1} = 0$$
 THEN $TOTRD_i = 0$

In other words: for the first micro-instruction TOTRD duplicates the value that was established in precomputation. Beyond that point it decreases monotonically by 1 with every micro-instruction until it hits 0. We deal with the micro instructions in the first phase, i.e. reading actual data.

Micro-instruction writing: data extraction

```
All constraints in this subsection assume IS_{\mu_i} = 1 and TOTRD_{i-1} \neq 0
```

We begin with the case where there is a single "data writing" operation, i.e. $[3]_i = 1$:

```
1. IF [3]_i = 1 THEN:
```

- (a) SLO_i and SBO_i are already set;
- (b) TLO_i and TBO_i are already set:
- (c) $SIZE_i = NIB_4_i NIB_3_i + 1$;
- (d) IF $[1]_i = 0$ THEN

```
\begin{cases} \text{ IIF } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4CC} \text{ THEN } \mu \mathsf{INST}_i = \mathsf{ExoToRamSlideChunk} \\ \text{ IIF } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4RD} \text{ THEN } \mu \mathsf{INST}_i = \mathsf{RamToRamSlideChunk} \\ \text{ IIF } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4CD} \text{ THEN } \begin{cases} \mathsf{IIF}(\mathsf{NFO}) = 0 \text{ THEN } \mu \mathsf{INST}_i = \mathsf{RamToRamSlideChunk} \\ \mathsf{IIF} & \langle \mathsf{INFO} \rangle = 1 \text{ THEN } \mu \mathsf{INST}_i = \mathsf{ExoToRamSlideChunk} \end{cases}
```

(e) IF $[1]_i = 1$ THEN

i. IF
$$[7]_i = 0$$
 THEN

$$\begin{cases} \text{II} \quad ^{\Diamond}\mathsf{PRE}_{i} = \mathsf{type4CC} \text{ THEN } \mu \mathsf{INST}_{i} = \mathsf{ExoToRamSlideChunk} \\ \text{III} \quad ^{\Diamond}\mathsf{PRE}_{i} = \mathsf{type4RD} \text{ THEN } \mu \mathsf{INST}_{i} = \mathsf{RamToRamSlideChunk} \\ \text{IIII} \quad ^{\Diamond}\mathsf{PRE}_{i} = \mathsf{type4CD} \text{ THEN } \\ \begin{cases} \mathsf{III} \quad \langle \mathsf{INFO} \rangle = 0 \text{ THEN } \mu \mathsf{INST}_{i} = \mathsf{RamToRamSlideChunk} \\ \mathsf{III} \quad \langle \mathsf{INFO} \rangle = 1 \text{ THEN } \mu \mathsf{INST}_{i} = \mathsf{ExoToRamSlideChunk} \end{cases}$$

ii. IF
$$[7]_i = 1$$
 THEN

$$\begin{cases} \text{ II: } ^\lozenge \mathsf{PRE}_i = \mathsf{type4CC} \text{ THEN } \mu \mathsf{INST}_i = \mathsf{ExoToRamSlideOverlappingChunk} \\ \text{ III: } ^\lozenge \mathsf{PRE}_i = \mathsf{type4RD} \text{ THEN } \mu \mathsf{INST}_i = \mathsf{RamToRamSlideOverlappingChunk} \\ \text{ III: } ^\lozenge \mathsf{PRE}_i = \mathsf{type4CD} \text{ THEN } \\ \begin{cases} \mathsf{III: } ^\lozenge \mathsf{PRE}_i = \mathsf{type4CD} \text{ THEN } \\ \mathsf{III: } ^\lozenge \mathsf{INFO} \end{cases} = 0 \text{ THEN } \mu \mathsf{INST}_i = \mathsf{ExoToRamSlideOverlappingChunk} \\ \mathsf{III: } ^\lozenge \mathsf{INFO} \rbrace = 1 \text{ THEN } \mu \mathsf{INST}_i = \mathsf{ExoToRamSlideOverlappingChunk} \end{cases}$$

(f) IF
$$[\![7]\!]_i=0$$
 THEN
$$\begin{cases} \mathsf{TLO}_{i+1}=[\![5]\!]_i+\mathsf{TLO}_i\\ \mathsf{TBO}_{i+1}=\mathsf{NIB}_7_i \end{cases}$$

i.e. if the one operation touches a single limb in the target RAM then we move to the next limb *iff* NIB_7_i = 0 i.e. $[5]_i = 1$

(g) IF
$$[\![7]\!]_i=1$$
 THEN
$$\left\{ \begin{array}{l} \mathsf{TLO}_{i+1}=1+\mathsf{TLO}_i\\ \mathsf{TBO}_{i+1}=\mathsf{NIB}_7_i \end{array} \right.$$

i.e. if the one operation touches a two limbs in the target RAM then necessarily we move to the second limb that we just modified.

Recall that $[3]_i = 1$ corresponds to a the single surgery involving actual data (i.e. at the last $\mathsf{TOTRD}_i = 0$. In other words, the constraints in this block apply for a single row.

We next move to the case where there is are multiple "actual data" writing micro-instructions. We begin with the case where there is a single writing operation:

2. If $[3]_i = 0$ we start with the updates to TLO:

(a) IF
$$IS_\mu_{i-1}=0$$
 THEN
$$\mathsf{TLO}_{i+1}=\mathsf{TLO}_i+(\mathsf{ALIGNED}_i+\llbracket 1\rrbracket_i)$$
 Note that $\mathsf{ALIGNED}_i+\llbracket 1\rrbracket_i=1$ \longleftrightarrow NIR $5>$ NIR 3

Note that $ALIGNED_i + [1]_i = 1 \iff NIB_5 \ge NIB_3$

(b) IF
$$IS_{\mu_{i-1}} = IS_{\mu_i} = IS_{\mu_{i+1}} = 1$$
 THEN

$$\mathsf{TLO}_{i+1} = \mathsf{TLO}_i + 1$$

The middle condition $IS_{\mu_i} = 1$ is redundant (it is part of the section wide assumptions) but we include it for clarity;

The previous two constraints signify that if NIB_5 \geq NIB_3 then TLO_i grows by one with every micro instruction. When $NIB_5 < NIB_3$ the first limb in the target is modified by two successive micro-instructions. The above constraints capture this.

(c) IF $IS_{\mu_{i-1}} = 0$ i.e. we deal here with the first micro-instruction:

i.
$$SIZE_i = (15 - NIB_3_i) + 1$$
 We could put 16 ...

$$\begin{cases} \text{ IF } ^{\lozenge}\mathsf{PRE}_i = \mathsf{type4CC} \text{ THEN } \mu\mathsf{INST}_i = \mathsf{ExoToRamSlideChunk} \\ \text{ IIF } ^{\lozenge}\mathsf{PRE}_i = \mathsf{type4RD} \text{ THEN } \mu\mathsf{INST}_i = \mathsf{RamToRamSlideChunk} \\ \text{ IIF } ^{\lozenge}\mathsf{PRE}_i = \mathsf{type4CD} \text{ THEN } \begin{cases} \mathsf{IIF} \ \langle \mathsf{INFO} \rangle_i = 0 \text{ THEN } \mu\mathsf{INST}_i = \mathsf{RamToRamSlideChunk} \\ \mathsf{IIF} \ \langle \mathsf{INFO} \rangle_i = 1 \text{ THEN } \mu\mathsf{INST}_i = \mathsf{ExoToRamSlideChunk} \end{cases}$$

iii. IF
$$[1]_i = 1$$
 THEN

$$\begin{cases} \text{ if } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4CC} \text{ THEN } \mu \mathsf{INST}_i = \mathsf{ExoToRamSlideOverlappingChunk} \\ \text{ if } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4RD} \text{ THEN } \mu \mathsf{INST}_i = \mathsf{RamToRamSlideOverlappingChunk} \\ \text{ if } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4CD} \text{ THEN } \begin{cases} \mathsf{iff} \langle \mathsf{INFO} \rangle_i = 0 \text{ THEN } \mu \mathsf{INST}_i = \mathsf{RamToRamSlideOverlappingChunk} \\ \mathsf{iff} \langle \mathsf{INFO} \rangle_i = 1 \text{ THEN } \mu \mathsf{INST}_i = \mathsf{ExoToRamSlideOverlappingChunk} \end{cases}$$

(d) IF
$$IS_{\mu_{i-1}} = 1$$
 AND $TOTRD_{i-1} \neq 0$ THEN

```
i. SBO_i = 0
```

ii. $\mathsf{TBO}_i = \mathsf{NIB_5}_i + \mathsf{SIZE}_i - 16 \cdot (\mathsf{ALIGNED}_i + [\![1]\!]_i)$. Note that by construction, and for type 4 instructions, $\mathsf{ALIGNED}_i$ and $[\![1]\!]_i$ measure disjoint events. Thus $\mathsf{ALIGNED}_i + [\![1]\!]_i = \mathsf{ALIGNED}_i + [\![1]\!]_i - \mathsf{ALIGNED}_i \cdot [\![1]\!]_i = \mathsf{ALIGNED}_i \vee [\![1]\!]_i$ is binary. Its interpretation is $\mathsf{ALIGNED}_i + [\![1]\!]_i = 1 \iff \mathsf{NIB_5}_i \ge \mathsf{NIB_3}_i$.

iii. IF TOTRD $_i \neq 0$ THEN

A. $SIZE_i = 16$ i.e. we copy full limbs,

B. IF $ALIGNED_i = 1$ THEN $\mu INST_i = RamToRam$

$$\begin{cases} \text{IF } ^{\Diamond}\mathsf{PRE}_{i} = \mathsf{type4CC} \text{ THEN } \mu\mathsf{INST}_{i} = \mathsf{ExoToRam} \\ \text{IF } ^{\Diamond}\mathsf{PRE}_{i} = \mathsf{type4RD} \text{ THEN } \mu\mathsf{INST}_{i} = \mathsf{RamToRam} \\ \text{IF } ^{\Diamond}\mathsf{PRE}_{i} = \mathsf{type4CD} \text{ THEN } \begin{cases} \mathsf{INFO} \rangle_{i} = 0 \text{ THEN } \mu\mathsf{INST}_{i} = \mathsf{RamToRam} \\ \text{IF } \langle \mathsf{INFO} \rangle_{i} = 1 \text{ THEN } \mu\mathsf{INST}_{i} = \mathsf{ExoToRam} \end{cases}$$

C. IF $ALIGNED_i = 0$

$$\begin{cases} \text{ IF } ^\lozenge \mathsf{PRE}_i = \mathsf{type4CC} \text{ THEN } \mu \mathsf{INST}_i = \mathsf{ExoToRamSlide0verlappingChunk} \\ \text{ IF } ^\lozenge \mathsf{PRE}_i = \mathsf{type4RD} \text{ THEN } \mu \mathsf{INST}_i = \mathsf{RamToRamSlide0verlappingChunk} \\ \text{ IF } ^\lozenge \mathsf{PRE}_i = \mathsf{type4CD} \text{ THEN } \begin{cases} \mathsf{INFO} \rangle_i = 0 \text{ THEN } \mu \mathsf{INST}_i = \mathsf{RamToRamSlide0verlappingChunk} \\ \mathsf{IF } ^\lozenge \mathsf{INFO} \rangle_i = 1 \text{ THEN } \mu \mathsf{INST}_i = \mathsf{ExoToRamSlide0verlappingChunk} \end{cases}$$

iv. IF $TOTRD_i = 0$ THEN

A.
$$SIZE_i = NIB_4 + 1$$

B. IF
$$[2]_i = 0$$
 THEN

$$\begin{cases} \text{ IIF } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4CC} \text{ THEN } \mu\mathsf{INST}_i = \mathsf{ExoToRamSlideChunk} \\ \text{ IIF } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4RD} \text{ THEN } \mu\mathsf{INST}_i = \mathsf{RamToRamSlideChunk} \\ \text{ IIF } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4CD} \text{ THEN } \begin{cases} \mathsf{IIF}(\mathsf{NFO})_i = 0 \text{ THEN } \mu\mathsf{INST}_i = \mathsf{RamToRamSlideChunk} \\ \mathsf{IIF} & \langle \mathsf{INFO} \rangle_i = 1 \text{ THEN } \mu\mathsf{INST}_i = \mathsf{ExoToRamSlideChunk} \end{cases}$$

C. IF $[2]_i = 1$ THEN

```
\begin{cases} \text{ if } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4CC} \text{ THEN } \mu\mathsf{INST}_i = \mathsf{ExoToRamSlideOverlappingChunk} \\ \text{ if } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4RD} \text{ THEN } \mu\mathsf{INST}_i = \mathsf{RamToRamSlideOverlappingChunk} \\ \text{ if } ^{\Diamond}\mathsf{PRE}_i = \mathsf{type4CD} \text{ THEN } \begin{cases} \mathsf{iff} & \langle \mathsf{INFO} \rangle_i = 0 \text{ THEN } \mu\mathsf{INST}_i = \mathsf{RamToRamSlideOverlappingChunk} \\ \mathsf{iff} & \langle \mathsf{INFO} \rangle_i = 1 \text{ THEN } \mu\mathsf{INST}_i = \mathsf{ExoToRamSlideOverlappingChunk} \end{cases}
```

D. Below we update TLO for the padding phase of the macro-instruction decoding.

$$\label{eq:total_continuity} \mathbf{1P} \ [\![2]\!]_i = 1 \ \mathbf{THEN} \ \left\{ \begin{array}{l} \mathsf{TLO}_{i+1} = 1 + \mathsf{TLO}_i \\ \mathsf{TBO}_{i+1} = \mathsf{NIB}_7_i \end{array} \right.$$

in other words, if NIB_6 < NIB_4 then the final data writing micro-instruction (TOTRD_{i-1} \neq 0, TOTRD_i = 0) writes on two consecutive limbs (TLO_i and 1 + TLO_i) and hence in the first padding operation we will be writing on 1 + TLO_i.

$$\label{eq:total_state} \text{II} \quad [\![2]\!]_i = 0 \quad \text{THEN} \quad \left\{ \begin{array}{l} \mathsf{TLO}_{i+1} = [\![5]\!]_i + \mathsf{TLO}_i \\ \mathsf{TBO}_{i+1} = \mathsf{NIB}_\mathsf{7}_i \end{array} \right.$$

Otherwise the final data writing micro-instruction wrote data within the same limb (with offset TLO_i). Actually, the two events $\{[\![2]\!]_i = 1\}$ and $\{[\![5]\!]_i = 1\}$ are mutually exclusive. So we could (and should) replace this with a single constraint $\mathsf{TLO}_{i+1} = ([\![2]\!]_i + [\![5]\!]_i) + \mathsf{TLO}_i$.

Micro-instruction writing: zero padding

We now start with the padding phase of the micro-instruction writing.

```
All constraints in this subsection assume \mathsf{IS}\_\mu_i = 1 and \mathsf{TOTRD}_{i-1} = 0
```

We again distinguish two cases: the case where a single limb in the target context's RAM needs to be padded (i.e. $\mathsf{TOTPD}_i = 1$ i.e. $[\![4]\!]_i = 1$) and the case where at least 2 (consecutive) limbs in the target context's RAM need to be padded (i.e. $\mathsf{TOTPD}_i > 1$ i.e. $[\![4]\!]_i = 0$). Note that we use the TOTPD_i name again. We refer the reader to 2.4.8 for the definition and interpretation of this quantity.

In the first case there is only one interesting scenario: when $NIB_7 = 0$ and $NIB_8 = 15$. In this case we can perform a fast "limb killing" operation. Otherwise we need to excise a chunk of bytes from a RAM limb.

- 1. IF $[4]_i = 1$ THEN
 - (a) we have already set TLO_i and TBO_i ;
 - (b) out of precaution, we set $SLO_i = SBO_i = 0$;
 - (c) IF $\left(\llbracket 5 \rrbracket_i = 1 \text{ AND } \llbracket 6 \rrbracket = 1 \right)$ THEN $\mu \mathsf{INST}_i = \mathsf{KillingOne}$
 - (d) $\mathbb{I}^{\mathbf{H}}\left(\llbracket 5 \rrbracket_i = 0 \text{ OR } \llbracket 6 \rrbracket = 0\right)$ then
 - i. $\overline{\mathsf{TBO}_i = \mathsf{NIB}}\overline{\mathsf{7}_i}$
 - ii. $SIZE_i = NIB_8_i NIB_7_i + 1$
 - iii. $\mu \mathsf{INST}_i = \mathtt{RamLimbExcision}$

In the second case we write to at least two words in the target context's RAM. There is a first write that may be fast (if NIB_7 = 0 i.e. if $[5]_i = 1$) otherwise it's excision of a suffix, it is followed up by 0 or more full limb killings (which are fast), and the final limb is similar to the first (if NIB_8 = 15 i.e. if [6] = 1.)

- 1. IF $[4]_i = 0$ THEN
 - (a) IF TOTRD $_{i-2} \neq 0$ THEN

$$\left\{ \begin{array}{l} \mathsf{TBO}_i = \mathsf{NIB_7}_i \\ \mathsf{SIZE}_i = 16 - \mathsf{NIB_7}_i \\ \\ \mu \mathsf{INST}_i = \left\{ \begin{aligned} & \mathbf{15} \end{bmatrix}_i = 1: & \mathsf{KillingOne} \\ & \mathbf{10} & \mathbf{15} \end{bmatrix}_i = 0: & \mathsf{RamLimbExcision} \end{aligned} \right.$$

Note that the constraint "TBO_i = NIB_7_i" is redundant: we have already imposed as much at the end of the data writing phase; we repeat it here for sheer convenience. Note furthermore that we really are in the case where $\mathsf{TOTRD}_{i-2} = 1$, $\mathsf{TOTRD}_{i-1} = 0$ and $\mathsf{TOTRD}_i = 0$.

(b) If
$$\mathsf{TOTRD}_{i-2} = 0$$
 then
$$\text{i. } \mathsf{TLO}_i = \mathsf{TLO}_{i-1} + 1 \\ \mathsf{ii. } \mathsf{TBO}_i = 0 \\ \mathsf{iii. } \mathsf{IF} \mathsf{TOT}_i^\mu \neq 0$$
 then $\mu \mathsf{INST}_i = \mathsf{KillingOne}$ iv. If $\mathsf{TOT}_i^\mu = 0$ then

$$\left\{ \begin{array}{l} \text{ WF } \llbracket 6 \rrbracket_i = 0 \text{ THEN } \begin{cases} \mathsf{SIZE}_i = \mathsf{NIB_8}_i + 1 \\ \mu \mathsf{INST}_i = \mathsf{RamLimbExcision} \end{cases} \right.$$

2.4.9 Type 4 when TERN = 2

Preprocessing

Type 4 instructions with TERN = 2 are the simplest Type 4 RAM macro-instructions to decompose into a sequence of micro-instructions. They correspond to grossly out of bounds offsets. The net effect on memory is just to write $\langle SIZE \rangle$ many zeros starting at offset $\langle OFF^1 \rangle$. As per usual, we jump straight to the last preprocessing step.

All constraints in this subsection assume
$$\mathsf{IS}_\mu_i = 0$$
 AND $\mathsf{IS}_\mu_{i+1} = 1$

Note that in the present case (TERN = 2) preprocessing takes 16 lines. Thus the accumulators below have accumulated 16 bytes. Nonetheless, the integers whose bytes are being accumulated are small (having passed smallness testing in the Memory Expansion Module) i.e. they fit into 3 bytes. ACC_3 and ACC_4 are thus small (i.e. 3 byte integers.) Note furthermore that we don't use ACC_2 (even though it is "unused and available" in this execution branch.)

Euclidean divisions. ACC_3 and ACC_4 target quotients of certain euclidean divisions and NIB_3 and NIB_4 target the associated remainders:

$$\left\{ \begin{array}{lll} \langle \mathsf{OFF^1} \rangle_i & = & 16 \cdot \mathsf{ACC_3}_i + \mathsf{NIB_3}_i \\ \langle \mathsf{OFF^1} \rangle_i + (\langle \mathsf{SIZE} \rangle_i - 1) & = & 16 \cdot \mathsf{ACC_4}_i + \mathsf{NIB_4}_i \end{array} \right.$$

Workflow parameters. We set the total number of micro-instructions:

$$\mathsf{TOT}_i^\mu = \mathsf{ACC}_{oldsymbol{-}} \mathsf{4}_i - \mathsf{ACC}_{oldsymbol{-}} \mathsf{3}_i + 1$$

We set some binary flags:

$$\begin{cases} \mathbf{H} \ \, \mathsf{TOT}_i^\mu = 1 \ \, \mathsf{THEN} \ \, [\![1]\!]_i = 1 \\ \mathbf{H} \ \, \mathsf{TOT}_i^\mu \neq 1 \ \, \mathsf{THEN} \ \, [\![1]\!]_i = 0 \\ \\ \mathbf{H} \ \, \mathsf{NIB}_3_i = 0 \ \, \mathsf{THEN} \ \, [\![3]\!]_i = 1 \\ \\ \mathbf{H} \ \, \mathsf{NIB}_3_i \neq 0 \ \, \mathsf{THEN} \ \, [\![3]\!]_i = 0 \\ \\ \mathbf{H} \ \, \mathsf{NIB}_4_i = 15 \ \, \mathsf{THEN} \ \, [\![4]\!]_i = 1 \\ \\ \mathbf{H} \ \, \mathsf{NIB}_4_i \neq 15 \ \, \mathsf{THEN} \ \, [\![4]\!]_i = 0 \end{cases}$$

In other words: the $\langle \mathsf{MMU}\square \rangle$ -constant binary column [1] lights up precisely when the RAM macro-instruction decomposes into a single micro-instruction; the $\langle \mathsf{MMU}\square \rangle$ -constant binary columns [3] and [4] aren't all that important; their main purpose is to indicate, when [1] = 0, i.e. when the RAM macro-instruction decomposes into at least 2 micro-instructions, whether the first and final instructions are fast or not.

We set source and target limb and byte offsets

$$\left\{ \begin{array}{ll} \mathsf{TLO}_{i+1} = \; \mathsf{TLO}_i = \; \mathsf{ACC_3}_i \\ \mathsf{TBO}_{i+1} = \; \mathsf{TBO}_i = \; \mathsf{NIB_3}_i \end{array} \right.$$

Note that we don't require source offsets: there is no source, we are simply writing zeros to the target context's RAM. Note furthermore that the constraint $\mathsf{TLO}_{i+1} = \mathsf{TLO}_i$ is implicit in the upcoming set of constraints. We include it purely for the reader's convenience.

Micro-instruction writing

We distinguish several cases. Note that

All constraints in this subsection assume $\mathsf{IS}_\mu_i = 1$

- 1. $\mathsf{TLO}_i = \mathsf{TLO}_{i-1} + \mathsf{IS}_{\mu_{i-1}}$: the source limb offset grows by 1 with every instruction, regardless of anything else;
- 2. IF $[1]_i = 1$ THEN
 - (a) TLO_i and TBO_i were already set
 - (b) IF $[3]_i = 1$ AND $[4]_i = 1$ THEN $\mu INST_i = KillingOne$
 - (c) IF $[3]_i = 0$ OR $[4]_i = 0$ THEN

$$\left\{ egin{aligned} \mathsf{SIZE}_i = \langle \mathsf{SIZE}
angle_i \ \mu \mathsf{INST}_i = \mathsf{RamLimbExcision} \end{aligned}
ight.$$

Recall that the case $[1]_i = 1$ corresponds to establishing $\mathsf{TOT}^\mu = 1$ during the precomputation phase (i.e. a single surgery is required to carry out the macro-instruction.) This single constraint is sufficient.

- 3. If $[\![1]\!]_i = 0$ the situation is more complex. By definition the macro-instruction is converted to $\mathsf{TOT}^{\mu} \geq 2$ micro instructions, the first and last of which may be excisions, and all intermediary ones being replacing full RAM limbs with zero. This logic is captured below:
 - (d) IF $IS_{\mu_{i-1}} = 0$ THEN
 - i. If $[3]_i = 1$ THEN $\mu \mathsf{INST}_i = \mathsf{KillingOne}$, i.e. target byte offset of the first microinstruction is zero and we perform at least 2 micro-instructions: the first operation thus erases an entire limb;
 - ii. IF $[3]_i = 0$ THEN
 - A. $SIZE_i = (15 NIB_1) + 1$
 - B. $\mu \mathsf{INST}_i = \mathtt{RamLimbExcision}$

In other words, at the first micro-instruction can be either killing a whole limb (if $[3]_i = 1$) or excising a suffix (if $[3]_i = 0$)

- (e) IF $15 \mu_{i-1} = 1$ THEN
 - i. $\mathsf{TBO}_i = 0$ i.e. after the first micro instruction we are killing words or excising prefixes;
 - ii. IF $\mathsf{TOT}_i^\mu \neq 0$ THEN $\mu \mathsf{INST}_i = \mathsf{KillingOne}$
 - iii. IF $TOT_i^{\mu} = 0$ THEN
 - A. IF $[\![4]\!]_i=1$ THEN $\mu \mathsf{INST}_i=\mathsf{KillingOne}$
 - B IF $[4]_i = 0$ THEN

$$\begin{cases} \mathsf{SIZE}_i = \mathsf{NIB_4}_i \\ \mu \mathsf{INST}_i = \mathsf{RamLimbExcision} \end{cases}$$

- iv. IF $TOT_i^{\mu} = 0$ THEN
 - A. $SIZE_i = NIB \ 2_i + 1$
 - B. IF $[3]_i = 0$ THEN $\mu \mathsf{INST}_i = \mathsf{RamToRamSlideChunk}$
 - C. IF $[\![3]\!]_i = 1$ THEN $\mu \mathsf{INST}_i = \mathsf{RamToRamSlideOverlappingChunk}$

2.4.10 Type 5

Instructions

This subsection deals with the preprocessing of Type 5 macro-instructions. There is only *one* such instruction, CALLDATALOAD. We note at this point that for a CALLDATALOAD to make it to preprocessing it must not have been dealt with by the Rare Checks Module. As a consequence its offset parameter will *always* satisfy

$$0 \le \mathsf{OFFSET} < \mathsf{CDS}$$
.

so that at least one byte of call data will be written to stack (with appropriate zero padding if necessary i.e. if $CDS \leq OFFSET + (32 - 1)$.) The number of "actual" bytes to copy is the first thing we establish below. This number always lives in the range $\{1, 2, \ldots, 32\}$ (i.e. 0 is excluded by what precedes.)

It might come as a surprise that there is an entire type for a single RAM instruction, especially given CALLDATALOAD's apparent kinship with MLOAD. From the point of view of the zk-evm presented in these notes the instructions are very different. We provide further motivation for this this design choice in the chapter on RAM data processing; for now note that while is only one type 5 instruction, there are two different scenarios to consider. The first one is when the current call stack depth is > 1. In this case call data is located in the present context's caller's RAM. In this case the CALLDATALOAD macro-instruction will be converted into a single "RAM to stack" micro-instruction. The second case is that when call stack depth is = 1. In this case the call data (transaction call data, really) must be extracted from a public commitment. Retrieval is more complex in this case since, as explained in the chapter on RAM data processing, the zk-evm must load the 2 or 3 relevant limbs, temporarily store them in the 0^{th} context's RAM (overcoming its memorylessness by means of the $\langle \text{EXCEPTIONAL}_\text{RETENTION}_\text{FLAG} \rangle$) and only then can it start writing to the imported stack value. In this case the CALLDATALOAD macro-instruction will be converted into a series of 3 "loading from exogenous data" micro instruction and a single "RAM to stack".

We further note that the public commitment to Transaction Calldata enforces the following padding scheme: (1) zero pad to the next multiple of 16 (2) then add two zero limbs. In other words, beyond the final byte of actual call data there are at least 32 bytes of zero padding. Given that when a CALLDATALOAD instruction which makes it to preprocessing is reading at least one actual byte from call data, the zk-evm will always be able to load 3 consecutive limbs of exogenous data from transaction call data without going out of bounds (and breaking the plookup connection.) We note at this point that we could have been fancier and only load 1, 2 or 3 limbs from transaction call data depending on whether OFFSET + 16 \geq CDS or not. This optimization comes at further complication in the RAM preprocessor and saves 1 or 2 rows in the RAM data processor.

Preprocessing

As per usual, we jump straight to the last preprocessing step.

```
All constraints in this subsection assume IS\_\mu_i = 0 AND IS\_\mu_{i+1} = 1
```

We begin establishing some parameters.

Setting OFF_OOB_i. We set OFF_OOB_i = 0, see previous discussion.

Setting context info. We set $CN_T_i = 0$ and

```
 \begin{cases} \text{ 11F } \mathsf{CSD}_i = 1 \text{ THEN } \mathsf{CN\_S}_i = 0 \\ \text{ 11F } \mathsf{CSD}_i \neq 1 \text{ THEN } \mathsf{CN\_S}_i = \langle \mathsf{CALLER} \rangle_i \end{cases}
```

Note that, given the micro instruction we will be writing, setting $\mathsf{CN_T}_i$ serves no purpose and can be omitted.

Establishing maximum offset. We first establish the maximum offset of a byte to be copied from call data and the number of bytes to copy, i.e. we require that:

$$\left(2\cdot [\![1]\!]_i-1\right)\cdot \left(\mathsf{CDS}_i-(\langle\mathsf{OFF}^1\rangle_i+32)\right)+\left([\![1]\!]_i-1\right)=\mathsf{ACC}_\mathbf{1}_i$$

Let write, out of sheer convenience, $\mathsf{NBYTES}_i = 1 + (2 \cdot [1]_i - 1) \cdot (\mathsf{CDS}_i - (\langle \mathsf{OFF}^1 \rangle_i + 32)) + ([1]_i - 1) = 1 + \mathsf{ACC}_1$. By construction

$$\left\{ \begin{array}{l} [\![1]\!]_i = 1 \iff \langle \mathsf{OFF}^1 \rangle_i + (32-1) \leq (\mathsf{CDS}_i - 1) \\ [\![1]\!]_i = 0 \iff \langle \mathsf{OFF}^1 \rangle_i + (32-1) > (\mathsf{CDS}_i - 1) \\ \mathsf{NBYTES} \in \{1, 2, \dots, 32\} \end{array} \right.$$

We will be interested in finding out whether $\mathsf{NBYTES}_i < 16$, $\mathsf{NBYTES}_i = 16$, $16 < \mathsf{NBYTES}_i < 32$ or $\mathsf{NBYTES}_i = 32$. We thus impose

$$ACC_1_i = 16 \cdot [2]_i + NIB_2_i$$

which establishes the euclidean division of ACC_1_i by 16 (note that in the present case $\mathsf{ACC}_1 \in \{0,1,\ldots,31\}$ and so the quotient is either 0 or 1). Next we establish [3]:

$$\left\{ \begin{array}{l} \text{IIF NIB}_2_i \neq 15 \text{ THEN } \llbracket 3 \rrbracket_i = 0 \\ \text{IIF NIB}_2_i = 15 \text{ THEN } \llbracket 3 \rrbracket_i = 1 \end{array} \right.$$

In other words,

$[2]_i$	$[\![3]\!]_i$		
0	0		$0 < NBYTES_i < 16$
0	1		$NBYTES_i = 16$
	0		$16 < NBYTES_i < 32$
1	1	\iff	$NBYTES_i = 32$

Establishing TOT^{μ} . We impose that

$$\begin{cases} \text{ if } \mathsf{CSD}_i = 1 \text{ THEN } \mathsf{TOT}_i^\mu = 4 \\ \text{ if } \mathsf{CSD}_i \neq 1 \text{ THEN } \mathsf{TOT}_i^\mu = 1 \\ \mathsf{NBYTES}_i \in \{1, 2, \dots, 32\} \end{cases}$$

as already mentioned, a CALLDATALOAD instruction in a root context requires 3 loads from transaction call data.

Establishing alignment. We establish the euclidean division (by 16) of the **absolute offset** where reading call data begins

$$CDO_i + \langle OFF^1 \rangle_i = 16 \cdot ACC_3_i + NIB_3_i$$

We define associated binary flags

$$\left\{ \begin{array}{l} \textbf{IF NIB_3}_i = 0 \text{ THEN ALIGNED}_i = 1 \\ \textbf{IF NIB_3}_i \neq 0 \text{ THEN ALIGNED}_i = 0 \end{array} \right.$$

Establishing [4]. The bit column [4] is used to distinguish between the two ways of producing a limb containing both data and padding in the non aligned case. It only matters if $\mathsf{ALIGNED}_i = 0$. We therefore ask that u^* $\mathsf{ALIGNED}_i = 0$ THEN

$$\left(2 \cdot [\![4]\!]_i - 1\right) \cdot \left(\left(\mathsf{NIB}_2_i + 1\right) - \left(15 - \mathsf{NIB}_3_i + 1\right)\right) - [\![4]\!]_i = \mathsf{NIB}_4_i$$

In other words, given that $ALIGNED_i = 0$ we have

$$\left\{ \begin{array}{l} \llbracket 4 \rrbracket_i = 1 \iff \left(15 - \mathsf{NIB}_3_i + 1\right) < \left(\mathsf{NIB}_2_i + 1\right) \\ \llbracket 4 \rrbracket_i = 0 \iff \left(15 - \mathsf{NIB}_3_i + 1\right) \geq \left(\mathsf{NIB}_2_i + 1\right) \end{array} \right.$$

Establishing source and target offsets. No surprise here:

$$\begin{cases} \mathsf{SLO}_i = \mathsf{SLO}_{i+1} = \mathsf{ACC}_3_i \\ \mathsf{SBO}_i = \mathsf{SBO}_{i+1} = \mathsf{NIB}_3_i \end{cases}$$

$$\mathsf{TLO}_i = \mathsf{TLO}_{i+1} = 0$$

$$\mathsf{TBO}_i = \mathsf{TBO}_{i+1} = 0$$

Micro-instruction writing

We move on to micro-instruction writing

All constraints in this subsection assume
$$IS_{\mu_i} = 1$$

We first consider the case $\mathsf{CSD}_i \neq 1$ i.e. of call data inherited from a CALL-type instruction: there is nothing left to do (besides the writing the one (and only) micro-instruction). We defer it. We now consider the case $\mathsf{CSD}_i = 1$ i.e. the case of transaction call data

- 1. IF $CSD_i = 1$ THEN
 - (a) IF $IS_{\mu_{i-1}} = 0$ THEN

$$\left\{ \begin{array}{ll} \mu \mathsf{INST}_i &= \; \mathsf{StoreXinAthreeRequired} \\ \mu \mathsf{INST}_{i+1} &= \; \mathsf{StoreXinB} \\ \mu \mathsf{INST}_{i+2} &= \; \mathsf{StoreXinC} \end{array} \right.$$

(b) We set limb and byte offsets, exo data flags, sizes and the EXCEPTIONAL_RETENTION_FLAG:

$$\begin{cases} \text{SLO}_i = \text{SLO}_{i-1} + \text{IS}_\mu_{i-1} \\ \text{SBO}_i = \text{SBO}_{i-1} \\ \text{ERF}_i = 1 \\ \text{X_TXCD}_i = 1 \end{cases}$$

$$\begin{cases} \text{SLO}_i = \text{SBO}_{i-1} \\ \text{ERF}_i = 0 \\ \text{X_TXCD}_i = 0 \end{cases}$$

$$\begin{cases} \text{SLO}_i = 0 \\ \text{SBO}_i = \text{SBO}_{i-1} \\ \text{ERF}_i = 0 \\ \text{X_TXCD}_i = 0 \\ \text{SIZE}_i = 1 + \text{NIB}_2_i \end{cases}$$

Note that updates to the source offset are simple initially: it increase linearly. This trend ends with the final micro-instruction which resets it to 0 includes a final update to the source limb offset

Now that parameters are set we can move on to writing the final micro-instruction. At this point there is no difference between the two cases $\mathsf{CSD}_i = 1$ and $\mathsf{CSD}_i > 1$. The only question that matters is: are offsets aligned or not?

1. IF
$$TOT^{\mu}_{i} = 0$$
 THEN

(a) If ALIGNED
$$_i=1$$
 then
$$i.\ \ \text{iff}\ \left([2]_i=0\ \ \text{And}\ [3]_i=0\right)\ \text{then}$$

$$\left\{\begin{array}{ll} \mu \text{INST}_i=\text{FirstPaddedSecondZero}\\ \text{SIZE}_i=1+\text{NIB}_2_i\\ \\ \text{ii. if}\ \left([2]_i=0\ \ \text{AND}\ [3]_i=1\right)\ \text{then}\ \mu \text{INST}_i=\text{PushOneRamToStack};\\ \text{iii. if}\ \left([2]_i=1\ \ \text{AND}\ [3]_i=0\right)\ \text{then}\\ \\ \left\{\begin{array}{ll} \mu \text{INST}_i=\text{FirstFastSecondPadded}\\ \text{SIZE}_i=1+\text{NIB}_2_i\\ \\ \text{iv. if}\ \left([2]_i=1\ \ \text{AND}\ [3]_i=1\right)\ \text{then}\ \mu \text{INST}_i=\text{PushTwoRamToStack};\\ \\ \text{(b) if ALIGNED}_i=0\ \text{then}\\ \\ \text{i. if}\ \left([2]_i=1\ \ \text{AND}\ [3]_i=1\right)\ \text{then}\ \mu \text{INST}_i=\text{NA}_\text{RamToStack}_3\text{To2Padded}\\ \\ \text{if}\ \left[4]_i=1\ \ \text{then}\ \mu \text{INST}_i=\text{NA}_\text{RamToStack}_2\text{To2Padded}\\ \\ \text{In both cases, SIZE}_i=1+\text{NIB}_2_i.\\ \\ \text{iii. if}\ \left([2]_i=0\ \ \text{AND}\ [3]_i=1\right)\ \text{then}\ \mu \text{INST}_i=\text{NA}_\text{RamToStack}_2\text{To1FullAndZero}\\ \\ \text{iv. if}\ \left([2]_i=0\ \ \text{AND}\ [3]_i=0\right)\ \text{then}\\ \\ \left\{\begin{array}{ll} \text{if}\ [4]_i=1\ \ \text{then}\ \mu \text{INST}_i=\text{NA}_\text{RamToStack}_2\text{To1PaddedAndZero}\\ \\ \text{if}\ [4]_i=0\ \ \text{then}\ \mu \text{INST}_i=\text{NA}_\text{RamToStack}_1\text{To1PaddedAndZero}\\ \\ \\ \end{array}$$

In both cases, $SIZE_i = 1 + NIB_2_i$.

Chapter 3

MMIO

3.1 Outline of the RAM arithmetization

3.1.1 RAM instructions

The **mmu module** deals with the following instructions:

1. SHA3	8. RETURNDATACOPY	15.	CALL
2. MLOAD	9. LOGO	16.	CALLCODE
3. MSTORE	10. LOG1	17.	RETURN
4. MSTORE8	11. LOG2	18.	DELEGATECALL
5. CALLDATALOAD	12. LOG3	19.	CREATE2
6. CODECOPY	13. LOG4	20.	STATICCALL
7. EXTCODECOPY	14. CREATE	21.	REVERT

3.1.2 Column descriptions

Throughout this document we use the word ${f limb}$ to designate a 16-byte integer.

The RAM data processor has, at all times, access to precisely 3 values (limbs) from RAM. These values can be chosen from distinct execution contexts, including the 0th execution context which plays a special role. To specify a "value in RAM" we thus require a tuples consisting of (a) an execution context (b) a limb offset in RAM (c) the limb (i.e. value) stored at that offset. The arithmetization requires us to add to these (d) a potentially udpated value of that limb and (e) bytes that potentially spell out the byte decomposition of the limb currently in RAM (i.e. before any potential update). This is the purpose of the following columns. Since the RAM data processor can access three RAM slots there are three such quintuples. We give more details below.

Three counter-constant columns containing execution context numbers:

- 1. CONTEXT_A; abbreviated to CN_A;
- 2. CONTEXT_B; abbreviated to CN_B;
- 3. CONTEXT_C; abbreviated to CN_C;

Three *counter-constant columns* containing limb offsets within the corresponding execution context's RAM:

- 4. INDEX_A: limb offset in the RAM of context CN_A;
- 5. INDEX_B: limb offset in the RAM of context CN_B;
- 6. INDEX_C: limb offset in the RAM of context CN_C;

Three *counter-constant columns* containing the limbs currently stored at the given offsets inside the corresponding execution context's RAM:

- 7. VALUE_A: (limb) value currently in CN_A's RAM at INDEX_A; abbreviated to VAL_A;
- 8. VALUE_B: (limb) value currently in CN_B's RAM at INDEX_B; abbreviated to VAL_B;
- 9. VALUE_C: (limb) value currently in CN_C's RAM at INDEX_C; abbreviated to VAL_C;

Three counter-constant columns containing potentially updated values of the limbs currently stored at the given offsets inside the corresponding execution context's RAM:

- 10. VALUE_A_NEW; updated value in CN_A's RAM at INDEX_A; abbreviated to VAL_A^ν;
- 11. VALUE_B_NEW; updated value in CN_B's RAM at INDEX_B; abbreviated to VAL_B";
- 12. VALUE_C_NEW; updated value in CN_C's RAM at INDEX_C; abbreviated to VAL_C';

Three byte columns which may contain the byte decompositions of VAL_A, VAL_B and/or VAL_C (depending on whether they are required for the present computation):

- 13. BYTE_A; byte columns;
- 14. BYTE_B; byte columns;
- 15. BYTE_C; byte columns;

We also require three accumulator columns which may witness these byte decompositions:

- 16. ACC_A : if $\langle FAST \rangle = 0$ accumulates the bytes of the BYTE_A column;
- 17. ACC_B: if $\langle FAST \rangle = 0$ accumulates the bytes of the BYTE_B column;
- 18. ACC_C: if $\langle FAST \rangle = 0$ accumulates the bytes of the BYTE_C column;

The following are columns **imported** from the RAM preprocessor. Columns that are imported from the RAM preprocessor are distinguished by angular brackets as in $\langle X \rangle$. All imported columns are counter-constant

- 19. $\langle MICRO_RAM_STAMP \rangle$: contains the RAM micro instruction stamp; abbreviated to $\langle \mu RST \rangle$;
- 20. $\langle ^{\Diamond}$ MICRO_INSTRUCTION \rangle : contains the RAM micro instruction of the current $\langle \mu RST \rangle$; abbreviated to $\langle \mu INST \rangle$;
- 21. $\langle CONTEXT_SOURCE \rangle$: context number of the context whose RAM may be used as a source of limbs; abbreviated to $\langle CN_S \rangle$;
- 22. $\langle CONTEXT_TARGET \rangle$: context number of the context whose RAM may be used as a target of limbs; abbreviated to $\langle CN_T \rangle$;
- 23. (IS_INIT): binary flag that is smart-contract-number constant; used to recognize the RETURN instructions whose return data is deployed bytecode; easily set when doing a CREATE(2) instruction; for contract deployment the RAM can't detect it, it's the ROM that knows, the stack takes its instructions from the ROM and so the stack can know, too, and from the stack the RAM can know, too.




Figure 3.1: The diagram above contains all the intuition there is to convey about context numbers, indices, values and updated values. Every execution context (identified by its context number) has its own RAM, the data in RAM is addressed via an index $\in \{0,1,\dots\}$ which for the purposes of the zk-evm always is a 4-byte integer as larger offsets are rejected before getting this far. The data itself is packaged as "limbs": 16-byte integers. Instructions may change 0, 1, 2 or even three of the available RAM limbs at any point in time. In the above only the VALUE_C is modified.

- 24. (SOURCE_LIMB_OFFSET): this imported column contains the limb offset of the first limb to read from / write to in (CN_S)'s RAM; abbreviated to (SLO)
- 25. (TARGET_LIMB_OFFSET): this imported column contains the limb offset of the first limb to read from / write to in (CN_T)'s RAM; abbreviated to (TLO)
- 26. $\langle SOURCE_BYTE_OFFSET \rangle$: this imported column contains the byte offset within the limb to read from / write to in $\langle CN_S \rangle$'s RAM; with values in $\{0, 1, ..., 15\}$; abbreviated to $\langle SBO \rangle$;
- 27. $\langle TARGET_BYTE_OFFSET \rangle$: this imported column contains the byte offset within the limb to read from / write to in $\langle CN_T \rangle$'s RAM; with values in $\{0, 1, ..., 15\}$; abbreviated to $\langle TBO \rangle$;
- 28. (SIZE): an imported column containing a "size" parameter used by certain limb surgeries;
- 29. (FAST): binary flag indicating whether a micro instruction is fast (i.e. occupies a single line in the RAM data processor) or slow (i.e. occupies 16 consecutive lines in the RAM data processor.)
- 30. $\langle \text{EXCEPTIONAL_RETENTION_FLAG} \rangle$: a binary flag that signals exceptional behaviour of the 0^{th} execution context's RAM; abbreviated to $\langle \text{ERF} \rangle$.

The 0^{th} execution context is a ficticious execution context and its RAM is subject to no internal consistency constraints. Raising the $\langle \text{EXCEPTIONAL_RETENTION_FLAG} \rangle$ changes this temporarily and allows the arithmetization to use the 0^{th} execution context's RAM as temporary storage.

- 31. (STACK VALUE HIGH): abbreviated to (VAL hi);
- 32. (STACK_VALUE_LOW): abbreviated to (VAL lo);
- 33. BYTE_V^{hi}; abbreviated to;
- 34. BYTE_V^{lo}; abbreviated to;
- 35. ACC_V^{hi}: if $\langle FAST \rangle = 0$ accumulates the bytes of the BYTE V^{hi} column:
- 36. ACC V^{lo} : if $\langle FAST \rangle = 0$ accumulates the bytes of the BYTE V^{lo} column;

Given the stack pattern of instructions triggering the present module and using stack inputs / outputs (i.e. MLOAD, MSTORE, MSTORE8 and CALLDATALOAD) $\langle VAL^{hi} \rangle$ and $\langle VAL^{lo} \rangle$ are imports of ${}_{4}VAL^{hi}$ and ${}_{4}VAL^{lo}$ respectively.

The RAM interacts with other data sources: the stack, logs, the ROM, transaction call data and the data to hash. The RAM module has, accordingly, access to values coming from the stack but also from **exogenous data sources** i.e. logs, ROM, transaction call data. The following two columns are counter-constant imported columns containing stack values: These columns only play a role for MSTORE, MSTORES, MLOAD and CALLDATALOAD: for MSTORE and MSTORES, VAL_S in and VAL_S contain the high and low part of the argument from stack to be stored in RAM; for MLOAD and CALLDATALOAD, VAL_S in and VAL_S contain the high and low part of the value retrieved from RAM or the call data respectively; offsets (i.e. where to store or from where to retrieve) are handled elsewhere. We come to **exogenous data columns**. These columns contain data from exogenous sources which we define as being either

• the stack

• log data,

• the rom,

• transaction input data.

Note that transaction input data can (and does) appear both in the first batch of columns and exogenous data columns. This data comes in

- 37. (EXO_IS_ROM): imported binary flag column that lights up whenever the micro instruction requires exogenous data from ROM; abbreviated to (X_ROM);
- 38. (EXO_IS_LOG): imported binary flag column that lights up for all micro instructions unfolding a LOGO-LOG4 macro-instruction; abbreviated to (X_LOG);
- 39. (EXO_IS_SHA3): imported binary flag column that lights up for all micro instructions unfolding a SHA3 instruction; abbreviated to (X_SHA3);
- 40. (EXO_IS_TXCD): imported binary flag column that lights up whenever the micro instruction requires exogenous data from **transaction call data**; abbreviated to (X_TXCD);
- 41. INDEX_X: contains the limb offset of exogenous data;
- 42. (VAL_X): limb column; contains exogenous data;
- 43. BYTE_X: byte column; may contain the byte decomposition of $\langle VAL_X \rangle$;
- 44. ACC_X : if $\langle FAST \rangle = 0$ accumulates the bytes of the BYTE_X column;

We introduce some book-keeping columns for memory operations involving call data and return data:

45. TRANSACTION_NUMBER: transaction number; imported form the main execution trace; abbreviated to TXNUM;

We now introduce some columns that are of use in producing proofs but aren't meaningful outside of that.

- 46. "binary plateau" columns [1], [2], [3], [4], [5];
- 47. "accumulator" columns ACC_1, ACC_2, ACC_3, ACC_4, ACC_5, ACC_6;
- 48. "powers of 256" columns POW_256_1 and POW_256_2;
- 49. COUNTER: a column that either hovers around 0 or counts up from 0 to 15 and resets to 0; used for slow memory operations (i.e. when $\langle \mathsf{FAST} \rangle = 0$) when byte decompositions are needed;

The section on consistency constraints introduces further columns required for checking "execution context metatdata consistency" as well as for "memory consistency".

The RAM pre-processor converts RAM instructions into a sequence of **RAM micro instructions**. The RAM data processor only knows how to deal with micro instructions. Micro instructions can be fast ($\langle \mathsf{FAST} \rangle = 1$) or slow ($\langle \mathsf{FAST} \rangle = 0$). Fast micro instructions take up exactly one row in the RAM data processor's execution trace. Slow micro instructions take up exactly sixteen rows in the RAM data processor's execution trace. RAM micro instructions can modify 1, 2 or even 3 limbs at once through various forms of **limb surgery**. These limbs may be in RAM, imported from the stack or part of exogenous data. The modification can use as inputs 1, 2 or even 3 limbs taken from RAM, the stack or exogenous data. Limb surgeries (micro instructions that modify limbs on a byte level) are determined by their (data) source, (data) target, a surgery pattern and an offset and potentially a size. The micro instruction, the source and target, the offsets and the size (if any) are handed down to the RAM data processor from the pre-processor. Offsets are actually given in terms of a limb offset and a byte offset determined by euclidean division of the underlying offset by 16:

```
offset = 16 \cdot \text{limbOffset} + \text{byteOffset}, byteOffset \in \{0, 1, \dots, 15\}.
```

The purposed of the following columns is to transmit these data.

- 50. $\langle SOURCE_LIMB_OFFSET \rangle$: limb offset $\in \mathbb{N}$ of the first (and potentially only) limb used as a byte source to modify one or more target limbs; abbreviated to $\langle SLO \rangle$;
- 51. $\langle SOURCE_BYTE_OFFSET \rangle$: byte offset $\in \{0, 1, ..., 15\}$ of the first byte in the first (and potentially only) source limb used to modify one or more target limbs; abbreviated to $\langle SBO \rangle$;
- 52. $\langle \mathsf{TARGET_LIMB_OFFSET} \rangle$: limb offset $\in \mathbb{N}$ of the first (and potentially only) target limb to be modified; abbreviated to $\langle \mathsf{TLO} \rangle$;
- 53. $\langle \mathsf{TARGET_BYTE_OFFSET} \rangle$: byte offset $\in \{0, 1, \dots, 15\}$ of the first byte in the first (and potentially only) target limb to be modified; abbreviated to $\langle \mathsf{TBO} \rangle$.

3.2 Specialized constraints

3.2.1 Binary constraints

Recall that a column X is **binary** if it satisfies: $X \cdot (1 - X) = 0$. The following columns are binary: [1], [2], [3], [4] and [5]

3.2.2 Binary plateau constraints

Suppose X, C are columns such that

- X is binary,
- C is counter-constant.

We say that the pair (X,C) satisfies the binary plateau constraints if

- 1. IF $C_i = 0$ THEN $X_i = 1$.
- 2. IF $C_i \neq 0$ THEN
 - (a) IF $CT_i = 0$ THEN $X_i = 0$.
 - (b) IF $CT_i \neq 0$ THEN

i. If
$$CT_i = C_i$$
 then $X_i = X_{i-1} + 1$,

Х	1	1	1	 1
CT	0	1	2	 15

X		0	0	0	 0	1	1	 1
C	T	0	1	2	 c-1	c	c+1	 15

Х	0	0	0	 0
СТ	0	1	2	 15

Figure 3.2: Assuming Plateau(X, C), the above represents a counter-cycle's worth of X when c = 0, when 0 < c < 16 and when $c \ge 16$.

ii. IF
$$CT_i \neq C_i$$
 THEN $X_i = X_{i-1}$,

and we use the shorthand

to signify that (X, C) satisfies this constraint. In practice the columns C we will consider will be locally constant columns with values $\in \{0, 1, 2, ..., 15\}$. Figure ?? represents portions (that is, counter-cycles) of a binary column X that satisfies a binary plateau constraint w.r.t. some counter-constant column C for different values of c = C.

3.2.3 Power constraints

Let P and X be two columns with

• X binary column.

We say that the pair (P,X) satisfies a **power-constraint** if it satisfies the following constraints:

1. IF
$$\langle \mu \mathsf{RST} \rangle_i = 0$$
 THEN $\mathsf{P} = 0$

2. IF
$$\langle \mu \mathsf{RST} \rangle_i \neq 0$$
 THEN

(a) IF
$$\langle \mathsf{FAST} \rangle_i = 1$$
 THEN $\mathsf{P}_i = 0$

(b) IF
$$\langle \mathsf{FAST} \rangle_i = 0$$
 THEN

i. IF
$$\mathsf{CT}_i = 0$$
 THEN $\mathsf{P}_i = 1$

ii. IF
$$CT_i \neq 0$$
 THEN

A. IF
$$X_i = 0$$
 THEN $P_i = P_{i-1}$

B. If
$$X_i = 1$$
 THEN $P_i = 256 \cdot P_{i-1}$

Power constraints will be applied in the case where X satisfies a plateau constraint so that P is initially constant = 1 and then grows geometrically until the end of the current counter-cycle:

						c+1	
						1	
Р	1	1	1	 1	256	256^{2}	 256^d

Figure 3.3: In the picture above X satisfies the plateau constraint Plateau(X, c), 0 < c < 16, and P satisfies a power constraint Power(P, X). We have set d = 16 - c.

Its value at the end of the counter-cycle is in the set $\{256^i \mid i = 0, 1, \dots, 15\}$. We use the short hand

to signify that the columns P and X satisfy a power-constraint and we may say that P is **pegged to** X.

3.2.4 Byte decomposition constraints

Suppose we have

- 1. a counter-constant column S,
- 2. and a byte column SB,
- 3. a third column ACC.

We say that SB computes the byte decomposition of S through ACC if

1. IF
$$CT_i = 0$$
 THEN $ACC_i = SB_i$,

2. IF
$$CT_i \neq 0$$
 THEN $ACC_i = 256 \cdot ACC_{i-1} + SB_i$,

3. IF
$$CT_i = 15$$
 THEN $ACC_i = S_i$.

We encapsulate these constraints in the following relation

(Note: CT is implicit)

3.2.5 Suffix extraction

Suppose ACC, B, X are columns with

- B a byte column,
- X a binary column.

In all applications ACC will be an accumulator column, B arises as the byte decomposition of a counter-constant column S and X satisfies a plateau constraint. We abbreviate under ${\tt IsolateSuffix}({\tt ACC}, {\tt B}, {\tt X})$ the following set of constraints

1. IF
$$CT_i = 0$$
 THEN

$$\begin{cases} \mathbf{u}^{\mathsf{T}} \, \mathsf{X}_i = 0 \text{ THEN } \mathsf{ACC}_i = 0 \\ \mathbf{u}^{\mathsf{T}} \, \mathsf{X}_i = 1 \text{ THEN } \mathsf{ACC}_i = \mathsf{B}_i \end{cases}$$

2. IF
$$\mathsf{CT}_i \neq 0$$
 THEN

$$\begin{cases} \mathbf{W} \ \mathsf{X}_i = 0 \ \mathsf{THEN} \ \mathsf{ACC}_i = \mathsf{ACC}_{i-1} \\ \mathbf{W} \ \mathsf{X}_i = 1 \ \mathsf{THEN} \ \mathsf{ACC}_i = 256 \cdot \mathsf{ACC}_{i-1} + \mathsf{B}_i \end{cases}$$

3.2.6 Prefix extraction

Suppose ACC, B, X are columns with

- B a byte column.
- X a binary column.

In all applications ACC will be an accumulator column, B arises as the byte decomposition of a counter-constant column S and X will satisfy a plateau constraint. We abbreviate under ${\tt IsolatePrefix}({\tt ACC}, {\tt B}, {\tt X})$ the following set of constraints

1. IF
$$CT_i = 0$$
 THEN

$$\begin{cases} \mathbf{n} \ \mathsf{X}_i = 0 \ \mathsf{THEN} \ \mathsf{ACC}_i = \mathsf{B}_i \\ \mathbf{n} \ \mathsf{X}_i = 1 \ \mathsf{THEN} \ \mathsf{ACC}_i = 0 \end{cases}$$

2. IF
$$CT_i \neq 0$$
 THEN

$$\begin{cases} \mathbf{II} \quad \mathsf{X}_i = 0 \text{ THEN } \mathsf{ACC}_i = 256 \cdot \mathsf{ACC}_{i-1} + \mathsf{B}_i \\ \mathbf{II} \quad \mathsf{X}_i = 1 \text{ THEN } \mathsf{ACC}_i = \mathsf{ACC}_{i-1} \end{cases}$$

3.2.7 Chunk extraction

Suppose ACC, B, X, Y are columns with

- B a byte column,
- X and Y binary columns.

In applications (and whenever this constraint is activated) X will satisfy a plateau constraint which jumps at C, Y will satisfy a plateau constraint which jumps at D for nonnegative integers $0 \le C < D$. Furthermore, B will contain the bytes of a (counter-constant) column S. The goal is for ACC to accumulate the bytes B_i of S for $C \le i < D$. We abbreviate under IsolateChunk(ACC, B, X, Y) the following set of constraints

```
1. If \mathsf{CT}_i = 0 then \mathsf{ACC}_i = 0 (b) If \mathsf{X}_i = 0 then \mathsf{ACC}_i = \mathsf{B}_i
2. If \mathsf{CT}_i \neq 0 then \mathsf{ACC}_i = \mathsf{B}_i
(a) If \mathsf{X}_i = 0 then \mathsf{ACC}_i = 0 (b) If \mathsf{X}_i = 1 then \mathsf{ACC}_i = 0 i. If \mathsf{Y}_i = 0 then \mathsf{ACC}_i = 256 \cdot \mathsf{ACC}_{i-1} + \mathsf{B}_i ii. If \mathsf{Y}_i = 1 then \mathsf{ACC}_i = \mathsf{ACC}_{i-1}
```

3.3 Module constraints

3.3.1 Heartbeat

The columns $\langle \mu \mathsf{RST} \rangle$, $\langle \mathsf{FAST} \rangle$ and CT impose a heartbeat on the RAM module. We ask that they satisfy the following constraints:

```
1. \langle \mathsf{FAST} \rangle is a binary column;
```

2.
$$\langle \mu \mathsf{RST} \rangle_0 = 0$$
;

3.
$$\langle \mu \mathsf{RST} \rangle_{i+1} \in \{ \langle \mu \mathsf{RST} \rangle_i, 1 + \langle \mu \mathsf{RST} \rangle_i \}^2;$$

4. IF
$$\langle \mu \mathsf{RST} \rangle_i = 0$$
 THEN $\langle \mathsf{FAST} \rangle_i = 0$ and $\mathsf{CT}_i = 0$;

5. IF
$$\langle \mu \mathsf{RST} \rangle_i \neq 0$$
 THEN

(a) IF
$$\langle \mathsf{FAST} \rangle_i = 1$$
 THEN
$$\begin{cases} \mathsf{CT}_{i+1} = \mathsf{CT}_i = 0 \\ \langle \mu \mathsf{RST} \rangle_{i+1} = 1 + \langle \mu \mathsf{RST} \rangle_i \end{cases}$$

(b) IF
$$\langle \mathsf{FAST} \rangle_i = 0$$
 THEN i. IF $\mathsf{CT}_i \neq \mathbf{15}$ THEN

$$\begin{cases} \langle \mathsf{FAST} \rangle_{i+1} = \langle \mathsf{FAST} \rangle_i \\ \langle \mu \mathsf{RST} \rangle_{i+1} = \langle \mu \mathsf{RST} \rangle_i \\ \mathsf{CT}_{i+1} = 1 + \mathsf{CT}_i \end{cases}$$

¹nibbles, actually

²i.e. $(\langle \mu \mathsf{RST} \rangle_{i+1} - \langle \mu \mathsf{RST} \rangle_i) \cdot (\langle \mu \mathsf{RST} \rangle_{i+1} - \langle \mu \mathsf{RST} \rangle_i - 1) = 0$

ii. If
$$\mathsf{CT}_i = \mathbf{15}$$
 THEN
$$\begin{cases} \mathsf{CT}_{i+1} = 0 \\ \langle \mu \mathsf{RST} \rangle_{i+1} = 1 + \langle \mu \mathsf{RST} \rangle_i \end{cases}$$

6. IF $\langle \mu \mathsf{RST} \rangle_N \neq 0$ THEN

(a) $\mathbb{P} \langle \mathsf{FAST} \rangle_N = 1$ no finalization contraint required;

(b)
$$\operatorname{FAST}_N = 0 \text{ THEN } \operatorname{CT}_N = 15$$

3.3.2 Byte decomposition constraints

We enforce the following byte decomposition constraints:

. IF
$$\left(\langle \mu \mathsf{RST} \rangle_i \neq 0 \ \mathsf{AND} \ \langle \mathsf{FAST} \rangle_i = 0 \right)$$
 THEN
$$\left\{ \begin{aligned} & \mathsf{ByteDec}(\mathsf{VAL_A}, \mathsf{BYTE_A}, \mathsf{ACC_A}), \\ & \mathsf{ByteDec}(\mathsf{VAL_B}, \mathsf{BYTE_B}, \mathsf{ACC_B}), \\ & \mathsf{ByteDec}(\mathsf{VAL_C}, \mathsf{BYTE_C}, \mathsf{ACC_C}), \\ & \mathsf{ByteDec}(\langle \mathsf{VAL}^\mathsf{hi} \rangle, \mathsf{BYTE_V}^\mathsf{hi}, \mathsf{ACC_V}^\mathsf{hi}), \\ & \mathsf{ByteDec}(\langle \mathsf{VAL}^\mathsf{lo} \rangle, \mathsf{BYTE_V}^\mathsf{lo}, \mathsf{ACC_V}^\mathsf{lo}), \\ & \mathsf{ByteDec}(\langle \mathsf{VAL_X} \rangle, \mathsf{BYTE_X}, \mathsf{ACC_X}) \end{aligned} \right.$$

Note that only some of these byte decompositions matter at any one point in time.

3.3.3 Bytehood constraints

The following columns must contain bytes:

We thus impose a bytehood constraint on

3.3.4 Counter constancy

We say that a column X is **counter-constant** if it satisfies

$$\begin{cases} \mathbf{W} \ \langle \mu \mathsf{RST} \rangle_i = 0 \text{ THEN } \mathsf{X}_i = 0 \\ \mathbf{W} \ \mathsf{CT}_{i+1} \neq 0 \text{ THEN } \mathsf{X}_{i+1} = \mathsf{X}_i \end{cases}$$

The table below depicts the behaviour of a typical counter-constant column X:

$\langle \mu RST \rangle$	⟨FAST⟩	COUNTER	Х
0	0	0	0
0	0	0	0
0	0	0	0
1	1	0	a
2	1	0	b
3	0	0	С
3	0	1	c
3	0	2	c
	:	:	:
3	0	14	С
3	0	15	С
4	1	0	d
5	1	0	e
6	0	0	f
6	0	0	f
6	0	1	f
6	0	2	f
	:	:	:
6	0	14	f
6	0	15	f
7	0	0	g
7 7 7	0	1	g
7	0	2	g
	:	:	:

We ask that all imported columns be counter constant. Note that $\langle \mu \text{RST} \rangle$ and $\langle \text{FAST} \rangle$, which are imported, are counter-constant by the set of constraints from section 8.2.1. Note that we can have an arbitrary number of rows of all zero (imported) columns at the start of the execution trace.

3.4 Limb transplants

3.4.1 Purpose

Several of the micro instructions that the RAM data processor may be led to execute can be done in one fell swoop i.e. don't involve byte decompositions, cutting, grafting nor zero padding. They simply move one (or more) limb(s) from one place to another. These operations are collectively dubbed **transplants**. Transplants don't present any difficulty in terms of their arithmetization. The complexity lies in solely determining:

- 1. Which data source is the donor, which is the recipient?
- 2. Is exognenous data involved i.e. data from ROM, transaction call data or logs?
- 3. Are the stack values involved?
- 4. Does RAM undergo an update or remain identical to itself?

Resolving these points leads to greater conceptual clarity. It also leads to having many kinds of micro instructions that look very similar on the surface but differ in subtle ways and are use by different opcodes. The second point presents a conceptual challenge: some operations naturally expect 2 or 3 inputs and produce 2 or 3 outputs. However, exogenous data is only available one limb at a time. The third points presents a similar, though greater, challenge. We made the decision to have it so that stack values are read from and constructed as pairs rather than one by one³. This is straightforward to implement for MLOAD, MSTORE, MSTORE8 and CALLDATALOAD performed in a subcontex of the current root context. But CALLDATALOAD performed in the root context of a transaction poses a proper challenge. Indeed, transaction call data, like any exogenous data, is only available one limb at a time. Yet CALLDATALOAD, which, in accordance with the previously stated design principle, wants to produce $\langle VAL^{bi} \rangle$ and $\langle VAL^{lo} \rangle$ in one go, may require up to 3 limbs from transaction call data. Note as well that this is the only opcode the RAM deals with that (in theory) doesn't involve the RAM at all: it's a direct transfer (with some potential cutting, grafting and zero padding) from transaction call data to the stack.

One may reasonably inquire at this stage how the complications arising from limited donor limb availability and CALLDATALOAD are related to transplants. The answer is that we introduce some transplant operations to prepare the terrain for proper surgeries to come later. Dealing with CALLDATALOAD (at the root level of a transaction) forced us to introduce an $\langle \text{EXCEPTIONAL_RETENTION_FLAG} \rangle$ which signals exceptional behaviour of the RAM associated with the 0^{th} execution context. As can be read off the memory consistency constraints, the memory of the 0^{th} execution context is subject to no internal consistencies. The $\langle \text{ERF} \rangle$ changes this temporarily (i.e. for up to 4 consecutive micro instructions) and allows us to use this "RAM" as a data buffer. This data buffer is then filled with limbs harvested one by one from transaction call data in up to 3 transplant operations.

A general design principle we have adopted is that operations that "write to" exogenous data (to be precise: these operations *produce* values that are then *compared* to exogenous data⁴) should happen at once (i.e. we don't produce parts of the data in steps, we produce the requisite data in one counter-cycle).

To help with readability we sometimes insert a (\star) near the constraints that "do the work".

3.4.2 RAM to RAM

The following constraints pertain to aligned (i.e. the "real" or "adjusted" source and target offsets are $\equiv 0\,[16]$) limb transplants between the memories of two execution contexts. The RAM has at all times access to precisely three limbs from the RAMs of three (potentially distinct) execution contexts. Aligned transfers can thus only work one limb at a time. Only one kind of such operation is needed, which we label RamToRam and arithmetize like so:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{ERF} \rangle_i = 0 \end{cases}$$

 $^{^3}$ Recall that stack values are EVM words and are thus comprised of a high and a low part, $\langle VAL^{hi} \rangle$ and $\langle VAL^{lo} \rangle$ respectively.

 $^{^{4}}$ e.g. logs are produced from RAM and then compared to a public commitment of logs, successfully deployed bytecodes are produced from RAM and compared to existing bytecodes in ROM

3.4.3 Exodata to RAM

The following constraints may appear in aligned (EXT) CODECOPYs and CALLDATACOPYs (at the root execution context of a transaction).

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{INDEX_X}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{VAL_A}_i^{\nu} = \langle \mathsf{VAL_X} \rangle_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i = 0 \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_B}_i = 0 \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{ERF} \rangle_i = 0 \end{cases}$$

3.4.4 Exodata and RAM agree

The following set of constraints appears in

- 1. aligned LOGO-LOG4 (i.e. when the offset is $\equiv 0$ [16]),
- 2. aligned RETURNs in deployment contexts (CTYPE = 1 and deployment succedes).

We dub it RamIsExo:

$$\text{RamIsExo} \iff \begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{INDEX_X}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i = 0 \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{VAL_X} \rangle_i = \mathsf{VAL_A}_i \\ \langle \mathsf{ERF} \rangle_i = 0 \end{cases}$$

3.4.5 Killing RAM slots

Executing some opcodes may require us to replace entire limbs with 0. This is true of

- out of bounds CODECOPYs,
- out of bounds EXTCODECOPYs,
- out of bounds CALLDATACOPYs.

Since we have three RAM slots at our disposal at any time we can kill up to 3 limbs in RAM per micro instruction. The following named constraints accomplish this:

1. Killing one limb:

$$\begin{split} \text{KillingOne} \iff \begin{cases} & \text{CN_A}_i = \langle \text{CN_T} \rangle_i \\ & \text{CN_B}_i = 0 \\ & \text{CN_C}_i = 0 \\ & \text{INDEX_A}_i = \langle \text{TLO} \rangle_i \\ & \text{INDEX_B}_i = 0 \\ & \text{INDEX_C}_i = 0 \\ & \text{VAL_A}_i^{\nu} = 0 \\ & \text{VAL_B}_i = \text{VAL_B}_i^{\nu} = 0 \\ & \text{VAL_B}_i = \text{VAL_C}_i^{\nu} = 0 \\ & \text{VAL_C}_i = \text{VAL_C}_i^{\nu} = 0 \\ & \text{VAE_F}_i = 0 \end{cases}$$

2. Killing two consecutive limbs:

$$\begin{aligned} &\operatorname{KillingTwo} \iff \begin{cases} &\operatorname{CN_A}_i = \langle \operatorname{CN_T} \rangle_i \\ &\operatorname{CN_B}_i = \langle \operatorname{CN_T} \rangle_i \\ &\operatorname{CN_C}_i = 0 \\ &\operatorname{INDEX_A}_i = \langle \operatorname{TLO} \rangle_i \\ &\operatorname{INDEX_B}_i = \langle \operatorname{TLO} \rangle_i + 1 \\ &\operatorname{INDEX_C}_i = 0 \\ &\operatorname{VAL_A}_i^{\nu} = 0 \\ &\operatorname{VAL_B}_i^{\nu} = 0 \\ &\operatorname{VAL_C}_i = \operatorname{VAL_C}_i^{\nu} = 0 \\ &\langle \operatorname{ERF} \rangle_i = 0 \end{cases}$$

3. Killing three consecutive limb:

3.4.6 RAM to stack

We use the moniker PushTwoRamToStack to subsume the following set of constraints:

$$\begin{array}{l} \operatorname{CN_A}_i = \langle \operatorname{CN_S} \rangle_i \\ \operatorname{CN_B}_i = \langle \operatorname{CN_S} \rangle_i \\ \operatorname{CN_C}_i = 0 \\ \operatorname{INDEX_A}_i = \langle \operatorname{SLO} \rangle_i \\ \operatorname{INDEX_B}_i = \langle \operatorname{SLO} \rangle_i + 1 \\ \operatorname{INDEX_C}_i = 0 \\ \operatorname{VAL_A}_i^{\nu} = \operatorname{VAL_A}_i \\ \operatorname{VAL_B}_i^{\nu} = \operatorname{VAL_B}_i \\ \operatorname{VAL_C}_i^{\nu} = \operatorname{VAL_C}_i = 0 \\ \langle \operatorname{VAL}^{\operatorname{hi}} \rangle_i = \operatorname{VAL_A}_i \\ \langle \operatorname{VAL}^{\operatorname{lo}} \rangle_i = \operatorname{VAL_B}_i \\ \langle \operatorname{ERF} \rangle_i = 0 \\ \end{array} (\begin{array}{c} \bigstar \end{array})$$

we also require a version where we push only one limb:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i = 0 \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_A}_i \\ \langle \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_A}_i \\ \langle \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_A}_i \\ \langle \mathsf{VAL_B}_i^{\mathsf{Do}} \rangle_i = 0 \\ \langle \mathsf{VAL_A}_i^{\mathsf{Do}} \rangle_i = 0 \\ \langle \mathsf{VAL_A}_i^{\mathsf{Do}} \rangle_i = 0 \end{cases}$$

3.4.7 Stack to RAM

We use the moniker PushTwoStackToRam to subsume the following set of constraints:

$$\text{PushTwoStackToRam} \iff \begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{TLO} \rangle_i + 1 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \langle \mathsf{VAL}^{\mathsf{hi}} \rangle_i \\ \mathsf{VAL_B}_i^{\nu} = \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i \\ \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{ERF} \rangle_i = 0 \end{cases}$$

3.4.8 Transaction call data to RAM

The following constraints allow the $0^{\rm th}$ execution context's RAM (which is memoryless) to function as temporary storage where we may store up to 3 limbs taken from transaction call data. The only scenario where these constraints come into play is when executing CALLDATALOAD in a root execution context, i.e. CALLDATALOADing transaction call data. Note that this is the only scenario where RAM isn't involved *per se*, see table 3.13. The $\langle \text{EXCEPTIONAL_RETENTION_FLAG} \rangle$ signals such exceptional behaviour of the $0^{\rm th}$ execution context's RAM.

The RAM preprocessor will initially assess how many limbs (if any) have to be imported from transaction call data to honour a CALLDATALOAD instruction in a root execution context: this may be 0, 1, 2 or 3. None are needed precisely when requested 32 bytes of calldata are out of bounds, in this case no instruction is sent to the RAM data processor and the RAM preprocessor simply checks that both $\langle VAL^{hi} \rangle$ and $\langle VAL^{lo} \rangle$ are both 0. Otherwise one of the following sequences of instructions is sent to the data processor:

- a StoreXinAoneRequired micro instruction,
- a StoreXinAtwoRequired micro instruction followed by a StoreXinB micro instruction,
- a StoreXinAthreeRequired micro instruction followed by StoreXinB and StoreXinC micro instructions,

invariably followed by a (fast or slow) transfer to stack values (i.e. to $\langle VAL^{hi} \rangle$ and $\langle VAL^{lo} \rangle$) of the relevant portion of three limbs currently in the 0^{th} execution context's RAM.

We start by describing the StoreXinAoneRequired, StoreXinAtwoRequired, StoreXinAthreeRequired constraints.

1. StoreXinAoneRequired:

$$\begin{cases} \mathsf{CN_A}_i = 0 \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = 0 \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{INDEX_X}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{VAL_A}_{i+1} = \mathsf{VAL_A}_i = \langle \mathsf{VAL_X} \rangle_i & (\bigstar) \\ \mathsf{VAL_B}_{i+1} = \mathsf{VAL_B}_i = 0 & (\bigstar) \\ \mathsf{VAL_C}_{i+1} = \mathsf{VAL_C}_i = 0 & (\bigstar) \\ \mathsf{VAL_A}_{i+1}^{\nu} = \mathsf{VAL_A}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_B}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_B}_i^{\nu} = 0 \\ \mathsf{VAL_C}_{i+1}^{\nu} = \mathsf{VAL_C}_i^{\nu} = 0 \\ \mathsf{VAL_C}_{i+1}^{\nu} = \mathsf{VAL_C}_i^{\nu} = 0 \\ \langle \mathsf{ERF} \rangle_i = 1 & (\bigstar) \end{cases}$$

2. StoreXinAtwoRequired:

$$\begin{cases} \mathsf{CN_A}_i = 0 \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = 0 \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{INDEX_X}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{VAL_A}_{i+1} = \mathsf{VAL_A}_i = \langle \mathsf{VAL_X} \rangle_i & (\bigstar) \\ \mathsf{VAL_B}_{i+1} = \mathsf{VAL_B}_i & (\bigstar) \\ \mathsf{VAL_A}_{i+1}^{\nu} = \mathsf{VAL_A}_i^{\nu} = 0 \\ \mathsf{VAL_A}_{i+1}^{\nu} = \mathsf{VAL_A}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_A}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_B}_i^{\nu} = 0 \\ \mathsf{VAL_C}_{i+1}^{\nu} = \mathsf{VAL_C}_i^{\nu} = 0 \\ \mathsf{VAL_C}_{i+1}^{\nu} = \mathsf{VAL_C}_i^{\nu} = 0 \\ \mathsf{VERF}_{i} = 1 & (\bigstar) \end{cases}$$

3. StoreXinAthreeRequired:

$$\begin{cases} \mathsf{CN_A}_i = 0 \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = 0 \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{VAL_A}_{i+1} = \mathsf{VAL_A}_i = \langle \mathsf{VAL_X} \rangle_i \quad (\bigstar) \\ \mathsf{VAL_B}_{i+1} = \mathsf{VAL_B}_i \quad (\bigstar) \\ \mathsf{VAL_C}_{i+1} = \mathsf{VAL_C}_i \quad (\bigstar) \\ \mathsf{VAL_A}_{i+1}^{\nu} = \mathsf{VAL_A}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_B}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_B}_i^{\nu} = 0 \\ \mathsf{VAL_C}_{i+1}^{\nu} = \mathsf{VAL_C}_i^{\nu} = 0 \end{cases}$$

Followed by StoreXinB and StoreXinC

4. StoreXinB:

$$\begin{cases} \mathsf{CN_A}_i = 0 \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = 0 \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_X}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{VAL_A}_{i+1} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_{i+1} = \mathsf{VAL_B}_i = \langle \mathsf{VAL_X} \rangle_i \\ \mathsf{VAL_C}_{i+1} = \mathsf{VAL_C}_i \\ \mathsf{VAL_A}_{i+1}^{\nu} = \mathsf{VAL_A}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_A}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_B}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_B}_i^{\nu} = 0 \\ \mathsf{VAL_C}_{i+1}^{\nu} = \mathsf{VAL_C}_i^{\nu} = 0 \end{cases}$$

5. StoreXinC:

$$\begin{cases} \mathsf{CN_A}_i = 0 \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = 0 \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_X}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{VAL_A}_{i+1} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_{i+1} = \mathsf{VAL_B}_i \\ \mathsf{VAL_C}_{i+1} = \mathsf{VAL_C}_i = \langle \mathsf{VAL_X} \rangle_i \\ \mathsf{VAL_A}_{i+1}^{\nu} = \mathsf{VAL_A}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_A}_i^{\nu} = 0 \\ \mathsf{VAL_B}_{i+1}^{\nu} = \mathsf{VAL_B}_i^{\nu} = 0 \\ \mathsf{VAL_C}_{i+1}^{\nu} = \mathsf{VAL_B}_i^{\nu} = 0 \\ \mathsf{VAL_C}_{i+1}^{\nu} = \mathsf{VAL_C}_i^{\nu} = 0 \\ \mathsf{VAL_C}_{i+1}^{\nu} = \mathsf{VAL_C}_i^{\nu} = 0 \\ \langle \mathsf{ERF} \rangle_i = 1 \\ \end{cases}$$

Let us explain the highlights (\bigstar) we put throughout. First of all we highlight the times that $\langle \mathsf{EXCEPTIONAL_RETENTION_FLAG} \rangle$ is set. Notice that throughout the context whose RAM we manipulate is that of the 0^{th} context. We thus highlight the rows indicating whenever the values in A, B and C are propagated to the next row. Those are the exceptional data retention constraints. They make it so that

- if we execute a StoreXinAoneRequired micro instruction, the next micro instruction (which will
 invariably be writing to the stack) uses as input the three limbs (\(\nabla VAL_X \rangle_i, 0, 0 \));
- a StoreXinAtwoRequired micro instruction is invariably followed by a StoreXinB micro instruction and the next micro instruction (which will invariably be writing to the stack) uses as input the three limbs (\(\nabla VAL_X \rangle_i, \nabla VAL_X \rangle_{i+1}, 0\)) where \(\nabla VAL_X \rangle_i\) and \(\nabla VAL_X \rangle_{i+1}\) will be consecutive values from transaction data;
- a StoreXinAthreeRequired micro instruction is invariably followed by StoreXinB and StoreXinC micro instructions and the next micro instruction (which will invariably be writing to the stack) uses as input the three limbs ($\langle VAL_X \rangle_i$, $\langle VAL_X \rangle_{i+1}$, $\langle VAL_X \rangle_{i+2}$) where $\langle VAL_X \rangle_i$, $\langle VAL_X \rangle_{i+1}$ and $\langle VAL_X \rangle_{i+2}$ will be consecutive values from transaction data.

The fact that $\langle VAL_X \rangle_i$, $\langle VAL_X \rangle_{i+1}$ and $\langle VAL_X \rangle_{i+2}$ will be consecutive values from transaction call data and that instruction orders are imposed in the manner described above isn't imposed in the data processing part of RAM: it will be imposed at the RAM preprocessing level, where the micro instructions are formed. We will thus impose using transaction call data as the exogenous data source and for the two or three consecutive instructions just described use consecutive limb offsets.invariably followed by a (fast or slow) transfer to stack values (i.e. to $\langle VAL^{hi} \rangle$ and $\langle VAL^{lo} \rangle$) of the relevant portion of three limbs currently in the 0^{th} execution context's RAM.

3.5 Surgical patterns

3.5.1 Purpose

The present section compiles all variations on cutting, grafting and padding that the RAM needs and labels them. These **surgical patterns** are couched in a neutral setting in the sense that we use place holder names such as S to SB. These will later will be replaced with actual column names such as $\langle VAL^{hi} \rangle$ or BYTE_A. We also use **markers** for what will eventually be **byte offsets** $\in \{1, ..., 15\}$.

We tend to use the same variable names over and over. Here is their general interpretation: (1) the letter S and T stand, respectively, for source and target; source and target limbs are assumed counterconstant; source limbs are generally used as a source of bytes with which to modify one or more target limbs; (2) an exponent $(-)^{\nu}$ is meant to signal a "new" or "updated" value i.e. a value that is computed by the constraints; "new" values are always counter-constant; (3) the letter B stands for byte; (4) the letter M stands for marker i.e. a "byte marker" or "byte offset" within a limb; (5) the letter P stands for power. Thus the reader should interpret column names such as S1M, T2B and T $^{\nu}$ as "(byte) marker in the first source limb", "bytes of the second target limb" and "new value of the target limb." Every surgical pattern is given a detailed interpretation before any constraints are written down. A picture accompanies it to make the intent clear.

3.5.2 Single byte swap

Suppose we are given

- counter-constant columns S, T and T^{ν} ,
- byte columns SB and TB,
- binary columns [1] and [2],
- an "accumulator" column ACC,
- a counter-constant column TM,
- a column P.

The interpretation is the following: S contains a limb from which we will extract the least significant byte; TM is a marker that marks a byte in T; T contains a limb of which we wish to modify the marked byte; [1] and [2] are binary columns with threshold at T and T+1 respectively; P is a "powers of 256" column that will allow us modify a single byte in T; the resulting limb is recorded in T^{ν} .

We give the set of conditions below under a name:

- 1. binary plateau constraints:
 - (a) Plateau([1], TM)
 - (b) Plateau([2], TM + 1);
- 2. chunk constraint: IsolateChunk(ACC, TB, [1], [2]);

- 3. power constraint: Power(P, [2]);
- 4. update constraint:

$$\mathsf{F} \mathsf{CT}_i = \mathbf{15} \mathsf{THEN} \; \mathsf{T}^{
u}_i = \mathsf{T}_i + (\mathsf{SB}_i - \mathsf{ACC}_i) \cdot \mathsf{P}_i$$

We encapsulate these constraints in a relation

$$\mathtt{ByteSwap}\left(\begin{array}{c} \mathsf{S},\mathsf{T},\mathsf{T}^{\nu};\mathsf{SB},\mathsf{TB};\\ \mathsf{ACC},\mathsf{P};\mathsf{TM},\llbracket 1\rrbracket,\llbracket 2\rrbracket; \end{array}\right)$$

(Note: the counter column CT is implicit in this relation.)




Figure 3.4: Representation of the constraints implemented by ByteSwap.

3.5.3 Excision

Suppose the following are given:

- 1. counter-constant columns T and T^{ν} ,
- 2. binary columns [1] and [2],
- 3. a byte column TB,
- 4. a counter-constant column TM,
- 5. a counter-constant column SIZE,
- 6. an accumulator column ACC;
- 7. a "powers of 256 column" column P;

The interpretation is as follows: T is a counter-constant column containing a value from which we wish to remove a chunk of consecutive bytes; TB is T's byte decomposition; T^{ν} is the counter-constant column that will contain the result of excision; TM is a byte marker in T; SIZE is the number of bytes to remove from T starting at byte offset TM; we expect TM + (SIZE - 1) \leq 15; [1] plateaus at TM, [2] plateaus at TM + SIZE; the bytes to be excised are accumulated in ACC; P is a "powers of 256 column" pegged to [2].

We collect the following constraints under the moniker Excision:

1. plateau constraints:

- (a) Plateau([1], TM)
- (b) Plateau([2], TM + SIZE)
- 2. chunk constraint: IsolateChunk(ACC, TB, [1], [2]);
- 3. power constraint: Power(P, [2])
- 4. value enforcement:

$$\mathsf{TF} \ \mathsf{CT}_i = \mathbf{15} \ \mathsf{THEN} \ \mathsf{T}_i^{
u} = \mathsf{T}_i - \mathsf{ACC}_i \cdot \mathsf{P}_i$$

We subsume this collection of constraints under the moniker

$$\texttt{Excision} \left(\begin{array}{l} \mathsf{T}, \mathsf{T}^{\nu}; \mathsf{TB}; \mathsf{ACC}, \mathsf{P}; \\ \mathsf{TM}, \mathsf{SIZE}; \llbracket 1 \rrbracket, \llbracket 2 \rrbracket; \end{array} \right)$$




Figure 3.5: Representation of the constraints implemented by Excision.

$[3.5.4 \quad [1 \Rightarrow 1]$ Padded

Supppose we are given

- binary columns [1], [2] and [3],
- counter-constant columns S, T,
- a byte column SB,
- counter-constant columns SM and SIZE
- an accumulator column ACC,
- a column P.

The interpretation is as follows: S is a limb from which we will harvest a chunk of bytes; SB is the byte decomposition of S; SM is the offset within S from where we start harvesting bytes; SIZE is the number of bytes to harvest; the assumption is that $SM + (SIZE - 1) \le 15$; T will be made to contain this chunk of bytes (left aligned); [1] plateaus at SM; [2] plateaus at SM + SIZE; [3] plateaus at SIZE; P is pegged to [3] and builds the correct power of 256 so that we may shift the harvested chunk to build the desired (left-aligned) prefix. Compare with figure ??

We the following collection of constraints ensures the desired behaviour:

- 1. binary plateau constraints:
 - (a) Plateau([1], SM),
 - (b) Plateau([2], SM + SIZE),
 - (c) Plateau([3], SIZE);
- 2. chunk constraint: IsolateChunk(ACC, SB, [1], [2]);
- 3. power constraint: Power(P, [3]);
- 4. value enforcement

IF
$$CT_i = 15$$
 THEN $T_i = ACC_i \cdot P_i$.

We use the short hand

$$[\texttt{1} \Rightarrow \texttt{1Padded}] \left(\begin{array}{c} \mathsf{S}, \mathsf{T}; \mathsf{SB}; \mathsf{ACC}, \mathsf{P}; \\ \mathsf{SM}, \mathsf{SIZE}; [\![\texttt{1}]\!], [\![\texttt{2}]\!], [\![\texttt{3}]\!]; \end{array} \right)$$




Figure 3.6: Representation of the constraints implemented by $[1 \Rightarrow 1 \text{ Padded}]$.

3.5.5 [2 \Rightarrow 1 Padded]

Suppose we are given

- binary columns [1], [2], [3] and [4],
- counter-constant columns S1, S2, T,
- byte columns S1B and S2B,
- counter-constant columns S1M and SIZE,
- accumulator columns ACC_1 and ACC_2,
- two columns P1 and P2.

The interpreation is as follows: S1 contains a limb from which we extract a suffix; ACC_1 will accumulate the bytes of said suffix; S2 contains a limb from which we extract a prefix; ACC_2 will accumulate the bytes of said prefix; S1B and S2B are the respective byte decompositions; S1M is the offset within S1 from where we start harvesting bytes; SIZE is the total number of bytes to harvest; T will be made to contain the prefix extracted from S1 followed by the prefix extracted from S2 (left aligned); the assumption is that S1M + SIZE > 16 so that two byte sources are required to build T; [1] plateaus at S1M; [2] plateaus at S1M + SIZE - 16; [3] plateaus at - S1M; [4] plateaus at SIZE; P1 and

P2 are "powers of 256" columns with P1 pegged to [3] and P2 pegged to [4]; together they build the correct powers of 256 required for shifting the extracted prefix and suffix and building T. Compare with figure ??.

The following collection of constraints ensures the desired behaviour:

- 1. binary plateau constraints
 - (a) Plateau([1], S1M),
 - (b) Plateau([2], S1M + SIZE 16),
 - (c) Plateau([3], 16 S1M);
 - (d) Plateau([4], SIZE);
- 2. prefix and suffix constraints:
 - (a) IsolateSuffix(ACC_1,S1B, [1]);
 - (b) $IsolatePrefix(ACC_2, S2B, [2]);$
- 3. power constraints:
 - (a) Power(P1, [3]);
 - (b) Power(P2, [4]);
- 4 value enforcement

$$\mathsf{LP} \mathsf{CT}_i = \mathbf{15} \mathsf{THEN} \mathsf{T}_i = \mathsf{ACC}_1_i \cdot \mathsf{P1}_i + \mathsf{ACC}_2_i \cdot \mathsf{P2}_i.$$

We use the short hand

$$\begin{array}{l} \text{[2$$\Rightarrow$ 1$ Padded]} \left(\begin{array}{c} \text{S1,S2,T;S1B,S2B;} \\ \text{ACC_1,ACC_2;P1,P2;} \\ \text{S1M,SIZE;} \, [\![1]\!], [\![2]\!], [\![3]\!], [\![4]\!]; \end{array} \right) \end{array}$$




Figure 3.7: Representation of the constraints implemented by $[2 \Rightarrow 1 \, Padded]$.

3.5.6 [1 Full \Rightarrow 2]

Supppose we have

- binary columns [1], [2],
- counter-constant columns S, T1, T2, $T1^{\nu}$, $T2^{\nu}$,

- a counter-constant column T1M,
- byte columns SB, T1B, T2B,
- accumulator columns ACC_1, ACC_2, ACC_3, ACC_4,
- a column P.

The interpretaion is as follows: S is a limb from which we will harvest all bytes (hence the descriptor full); T1 and T2 are limbs which we will updata using S's bytes; T1 $^{\nu}$ and T2 $^{\nu}$ are their "new" values; SB, T1B, T2B are the respective byte decompositions; T1M is a marker for bytes in T1; [1] plateaus at T1M; [2] plateaus at 16 – T1M; P is pegged to [1] and builds the correct power of 256 so that we may change the relevant prefix of T2.

The following collection of constraints ensures the desired behaviour.

Plateau constraints: 1. Plateau([1], T1M)

2. Plateau([2], 16 - T1M)

Prefix and suffix constraints: 1. IsolateSuffix(ACC_1, T1B, [1]),

- 2. IsolatePrefix(ACC_2, T2B, [1]),
- 3. IsolatePrefix(ACC_3,SB, [2]),
- 4. IsolateSuffix(ACC_4, SB, [2]),

Power constraint: Power(P, [1]),

Update constraints: IF $CT_i = 15$ THEN

$$1. \ \mathsf{T1}_i^\nu = \mathsf{T1}_i + (\mathsf{ACC}_3_i - \mathsf{ACC}_1_i)$$

$$2. \ \mathsf{T2}_i^\nu = \mathsf{T2}_i + (\mathsf{ACC}_4_i - \mathsf{ACC}_2_i) \cdot \mathsf{P}_i$$

We encapsulate all these constraints under a single relation

$$\begin{bmatrix} 1 \, \text{Full} \Rightarrow 2 \end{bmatrix} \left(\begin{array}{c} \mathsf{S}, \mathsf{T1}, \mathsf{T2}, \mathsf{T1}^{\nu}, \mathsf{T2}^{\nu}; \\ \mathsf{SB}, \mathsf{T1B}, \mathsf{T2B}; \\ \mathsf{ACC}_1, \mathsf{ACC}_2, \\ \mathsf{ACC}_3, \mathsf{ACC}_4, \mathsf{P}; \\ \mathsf{T1M}, \llbracket 1 \rrbracket, \llbracket 2 \rrbracket; \end{array} \right)$$




Figure 3.8: This diagram explains the [1 Full \Rightarrow 2] constraint and the greek letters mentioned in the constraints

3.5.7 [2 \Rightarrow 1 Full]

Suppose we have

- counter-constant columns S1, S2, T,
- a counter-constant column SM,
- binary columns [1], [2],
- byte columns S1B, S2B,
- accumulator columns ACC_1, ACC_2,
- a column P.

The interpretaion is as follows: S1, S2 are limbs from which we will harvest a suffix and a prefix respectively; S1B, S2B are the respective byte decompositions of S1 and S2; ACC_1 and ACC_2 accumulate the bytes of the desired suffix and prefix; T is a limb which we will construct the previously extracted suffix and prefix; SM is a marker for bytes in S1; [1] plateaus at SM; [2] plateaus at 16 – SM; P is pegged to [2] and builds a power of 256: it is used to left shift the suffix extracted from S1.

The following collection of constraints ensures the desired behaviour.

- 1. binary plateau constraints:
 - (a) Plateau([1], SM),
 - (b) Plateau([2], 16 SM);
- 2. prefix and suffix constraints:
 - (a) IsolateSuffix(ACC_1,S1B, [1]) i.e. ACC_1 $\implies \alpha'$,
 - (b) IsolatePrefix(ACC_2, S2B, [1]) i.e. ACC_2 $\implies \beta$;
- 3. power constraint: Power(P, [2]);
- 4. value enforcement: **IF** $CT_i = 15$ **THEN** $T_i = ACC_1 \cdot P_i + ACC_2 \cdot CT_i = 15$

We encapsulate all these constraints under a single relation

$$\begin{array}{c} \texttt{S1,S2,T;} \\ \texttt{S1B,S2B;} \\ \texttt{ACC_1,ACC_2;P;} \\ \texttt{SM;} \, [\![1]\!], \, [\![2]\!]; \end{array} \right)$$

3.5.8 [1Partial \Rightarrow 1]

Suppose we have

- binary columns [1], [2], [3], [4],
- counter constant columns S, T and T^{ν}
- byte columns SB and TB,
- counter constant columns SM and TM,
- a counter constant column SIZE,
- a "powers" column P and "accumulator" columns ACC_1, ACC_2.

The interpretation is as follows: S and T are counter-constant columns containing limbs viewed respectively as a "source" and a "target" limb; SB and TB are their respective byte decomposition; T^{ν} contains the "new" value of T; SM and TM are markers $\in \{0,1,\ldots,15\}$ for for S and T respectively; we expect both $\mathsf{SM} + (\mathsf{SIZE} - 1) \leq \mathsf{15}$ and $\mathsf{TM} + (\mathsf{SIZE} - 1) \leq \mathsf{15}$; P is pegged to [2] and computes the appropriate power of 256 so that we may replace a chunk from T with a chunk from S. Compare with figure ??.

We collect the following constraints under a collective name

- 1. binary-plateau-constraints:
 - (a) Plateau([1], TM)
 - (b) Plateau([2], TM + SIZE)
 - (c) Plateau([3], SM)
 - (d) Plateau([4], SM + SIZE)
- 2 chunk-constraints
 - (a) IsolateChunk(ACC_1, TB, [1], [2])
 - (b) IsolateChunk(ACC_2, SB, [[3]], [[4]])
- 3. power-constraint: Power(P, [2])
- 4. update constraint:

IF
$$\mathsf{CT}_i = \mathbf{15}$$
 THEN $\mathsf{T}^{\nu}_i = \mathsf{T}_i + (\mathsf{ACC}_2_i - \mathsf{ACC}_1_i) \cdot \mathsf{P}_i$.

We encapsulate all these constraints under a single relation

$$[exttt{1 Partial} \Rightarrow 1] \left(egin{array}{ll} \mathsf{S},\mathsf{T},\mathsf{T}^
u;\mathsf{SB},\mathsf{TB}; \ \mathsf{ACC}_1,\mathsf{ACC}_2;\mathsf{P}; \ \mathsf{SM},\mathsf{TM};\mathsf{SIZE}; \ \mathbb{1}], [2], [3], [4]; \end{array}
ight)$$

(Note: we don't explicitly mention the CT column in this constraint, it is implicit)




Figure 3.9: Representation of the constraints implemented by $[1 \text{Partial} \Rightarrow 1]$.

$[3.5.9 \quad [1 \, \text{Partial} \Rightarrow 2]$

Suppose we have

- binary columns [1], [2], [3], [4], [5]
- counter constant columns S, T1, T2, T1^ν, T2^ν
- byte columns SB, T1B and T2B,
- counter constant columns SM and T1M,
- a counter constant column SIZE,
- a column P

The interpretation is as follows: S, T1 and T2 are counter-constant columns containing limbs viewed respectively as a "source" and two "target" limbs; SB, T1B and T2B are their respective byte decomposition; T1 $^{\nu}$ and T2 $^{\nu}$ contain the "new" value of T1 and T2 respectively; SM and TM are markers $\in \{0, 1, ..., 15\}$ for S and T1 respectively. We expect both SM + (SIZE -1) ≤ 15 and TM + (SIZE -1) ≥ 16 . Compare with figure ??.

We collect the following constraints under a collective name:

- 1. plateau constraints
 - (a) Plateau([1], T1M)
 - (b) Plateau([2], T1M + SIZE 16)
 - (c) Plateau([3], SM)
 - (d) Plateau([4], SM + 16 T1M)
 - (e) Plateau([5], SM + SIZE)
- 2. prefix, suffix and chunk constraints:
 - (a) IsolateSuffix(ACC_1, T1B, [1]),
 - (b) IsolatePrefix(ACC_2, T2B, [2]),
 - (c) IsolateChunk(ACC_3, SB, [3], [4]),
 - (d) IsolateChunk(ACC_4, SB, [4], [5]),
- 3. power-constraint: Power(P, [2])
- 4. update constraint:

$$\mathbf{TT}_i = \mathbf{TT}_i = \mathbf{TT}_i + (\mathsf{ACC}_3_i - \mathsf{ACC}_1_i)$$

$$\begin{aligned} \mathsf{TT}_i &= \mathsf{TT}_i + (\mathsf{ACC}_3_i - \mathsf{ACC}_1_i) \\ \mathsf{TT}_i &= \mathsf{TT}_i + (\mathsf{ACC}_4_i - \mathsf{ACC}_2_i) \cdot \mathsf{P}_i. \end{aligned}$$

We encapsulate all these constraints under a single relation

$$\begin{array}{l} [\texttt{1Partial} \Rightarrow \texttt{2}] \left(\begin{array}{l} \mathsf{S}, \mathsf{T1}, \mathsf{T2}, \mathsf{T1}^{\nu}, \mathsf{T2}^{\nu}; \mathsf{SB}, \mathsf{T1B}, \mathsf{T2B}; \\ \mathsf{ACC}_1, \mathsf{ACC}_2, \mathsf{ACC}_3, \mathsf{ACC}_4; \mathsf{P}; \\ \mathsf{SM}, \mathsf{T1M}, \mathsf{SIZE}; \\ [\![1]\!], [\![2]\!], [\![3]\!], [\![4]\!], [\![5]\!]; \end{array} \right) \\ \end{array}$$

(Note: we don't explicitly mention the CT column in this constraint, it is implicit)




Figure 3.10: Representation of the constraints implemented by [1Partial \Rightarrow 2].

$[3.5.10 \quad [2 \text{Full} \Rightarrow 3]$

Suppose we are given

- counter-constant columns T1, T3, S1, S2,
- byte columns T1B, T3B, S1B, S2B,
- counter-constant columns $T1^{\nu}$, $T2^{\nu}$, $T3^{\nu}$,
- counter-constant column TM,
- two binary columns [1], [2],
- a column P,
- and accumulator columns ACC_1, ACC_2, ACC_3, ACC_4, ACC_5, ACC_6.

The interpretation is as follows: T1 and T3 are limb columns to be modified; T1B, T3B are the respective byte decompositions; TM $\in \{1, ..., 15\}$ is a marker for T1 indicating the index of the first byte to change; S1 and S2 are limbs from which we will extract *all* the bytes (hence the qualifier *full*); S1B and S2B are the respective byte decompositions; T1 will have its suffix swapped out with a prefix from S1, yielding T1 $^{\nu}$; T3 will have its prefix swapped out with a suffix from S2, yielding T3 $^{\nu}$; T2 $^{\nu}$ will be constructed from the remaining suffix of S1 and the remaining prefixS2; [1] and [2] are binary plateau columns with threshholds TM and 16 – TM respectively; ACC_1, ACC_2, ACC_3, ACC_4, ACC_5, ACC_6 will hold all the relevant prefixes and suffixes; P is a "powers of 256" column pegged to [1] used to perform the adequate shifts.

- 1. binary plateau constraints
 - (a) Plateau([1], TM)
 - (b) Plateau([2], 16 TM)
- 2. prefix and suffix constraints:
 - (a) IsolateSuffix(ACC_1, T1B, [1]),
 - (b) IsolatePrefix(ACC_2, T3B, [1]),
 - (c) IsolatePrefix(ACC_3, S1B, [2]),
 - (d) IsolateSuffix(ACC_4, S1B, [2]),
 - $(e) \ \, \mathtt{IsolatePrefix}(\mathsf{ACC_5}, \mathsf{S2B}, [\![2]\!]),$

- (f) IsolateSuffix(ACC_6, S2B, [2]),
- 3. power constraint: Power(P, [1])
- 4. update constraints: W $CT_i = 15$ THEN

(a)
$$T1^{\nu}_{i} = T1_{i} + (ACC_{3_{i}} - ACC_{1_{i}})$$

(b)
$$\mathsf{T2}^{\nu}_{i} = \mathsf{ACC}_{4}_{i} \cdot \mathsf{P}_{i} + \mathsf{ACC}_{5}_{i}$$

(c)
$$\mathsf{T3}^{\nu}{}_{i} = \mathsf{T3}_{i} + (\mathsf{ACC_6}_{i} - \mathsf{ACC_2}_{i}) \cdot \mathsf{P}_{i}$$

We encapsulate these constraints under in a relation:

$$\begin{bmatrix} \mathsf{T1}, \mathsf{T3}, \mathsf{S1}, \mathsf{S2}, \mathsf{T1}^{\nu}, \mathsf{T2}^{\nu}, \mathsf{T3}^{\nu}; \\ \mathsf{T1B}, \mathsf{T3B}, \mathsf{S1B}, \mathsf{S2B}; \\ \mathsf{ACC}_1, \mathsf{ACC}_2, \mathsf{ACC}_3, \\ \mathsf{ACC}_4, \mathsf{ACC}_5, \mathsf{ACC}_6; \\ \mathsf{P}; \mathsf{TM}; \llbracket 1 \rrbracket, \llbracket 2 \rrbracket; \end{bmatrix}$$




Figure 3.11: Representation of the constraints implemented by $[2Full \Rightarrow 3]$.

$[3.5.11 \quad [3 \Rightarrow 2 \text{ Full}]$

Suppose we are given

- counter-constant columns S1, S2, S3, T1 and T2,
- byte columns S1B, S2B, S3B,
- SM a counter-constant column,
- binary columns [1], [2],
- accumulator columns ACC_1, ACC_2, ACC_3 and ACC_4,
- a colum P.

The intrepretation is as follows: S1, S2 and S3 are viewed as "source" limbs from which we will extract prefixes and suffixes; S1B, S2B and S3B are their byte decomposition; T1 and T2 are viewed as "target" limb columns; their value will be constructed from suffixes and prefixes of S1, S2 and S3; SM sets a mark at a particular byte of S1, S2 and S3; [1] and [2] are binary plateau columns with jump at SM and [2] are SM respectively; P is a "powers of 256" column that is pegged to [2].

Figure 3.12 illustrates the effect of the $[3 \Rightarrow 2 \text{Full}]$ elementary surgery. The following are the associated constraints:

Plateau constraints: 1. Plateau([1], SM)

2. Plateau([2], 16 - SM)

Prefix and suffix constraints: 1. IsolateSuffix(ACC_1, S1B, [1]),

- 2. IsolatePrefix(ACC_2, S2B, [1]),
- 3. $IsolateSuffix(ACC_3, S2B, [1]),$
- 4. IsolatePrefix(ACC_4, S3B, [1]),

Power constraint: Power(P, [2])

Update constraints: IF $CT_i = 15$ THEN

1.
$$\mathsf{T}1_i = \mathsf{ACC}_1_i \cdot \mathsf{P}_i + \mathsf{ACC}_2_i$$

2.
$$T2_i = ACC_3_i \cdot P_i + ACC_4_i$$

We encapsulate these constraints into a single relation

$$[3 \Rightarrow 2 \, \text{Full}] \left(\begin{array}{c} \text{S1, S2, S3, T1, T2;} \\ \text{S1B, S2B, S3B;} \\ [1]], [2]], P, \text{SM;} \\ \text{ACC_1, ACC_2,} \\ \text{ACC_3, ACC_4;} \end{array} \right)$$

(Note: we don't explicitly mention the CT column in this constraint, it is implicit.)




Figure 3.12: Representation of the constraints implemented by $[3 \Rightarrow 2 \text{ Full}]$.

3.6 Limb surgery

3.6.1 Data sources and targets

The following lists for every opcode that may trigger memory operations the possibly origin and destination.

Instructions	donor	recipient	encoding	surgeries
LOGO-LOG4	RAM	logs	1	6, 7, 11, 12;
MLOAD, CALLDATALOAD if CALLER $\neq 0$	RAM	stack	2	1, 2;
RETURN if $CTYPE = 1$, $CREATE(2)$	RAM	ROM	3	6, 7, 11, 12;
CALLDATACOPY if CALLER $\neq 0$; REVERT,	RAM	RAM	4	
RETURN if CTYPE = 0 ; RETURNDATACOPY			6, 8, 13;	
MSTORE; MSTORE8	stack	RAM	5	3, 4; 8;
(EXT)CODECOPY	ROM	RAM	6	6, 8, 9, 10;
CALLDATACOPY if CALLER $= 0$	TXCD	RAM	7	6, 8, 9, 10;
CALLDATALOAD if CALLER $= 0$	TXCD	stack	8	6, 8, 9, 11;

Figure 3.13: There are 8 possible data source and target configurations. The last row (i.e. CALLDATALOAD instructions involving transaction call data) is the only configuration not involving RAM directly. Their implementation will still involve RAM: we use the $0^{\rm th}$ execution context's memoryless RAM as a pad to store 1, 2 or even 3 limbs obtained from transaction call data.

Instruction	data donor	data recipient
SHA3	RAM (current context)	SHA3
MSTORE8	stack	RAM (current context)
MSTORE	stack	RAM (current context)
MLOAD	RAM (current context)	stack
CALLDATALOAD if CALLER $\neq 0$	RAM (caller context)	stack
CALLDATALOAD if CALLER $= 0$	transaction call data	stack
CALLDATACOPY if CALLER $\neq 0$	RAM (caller context)	RAM (current context)
CALLDATACOPY if CALLER $= 0$	transaction call data	RAM (current context)
REVERT	RAM (current context)	RAM (caller context)
RETURN if $CTYPE = 0$	RAM (current context)	RAM (caller context)
RETURN if CTYPE $= 1$	RAM (current context)	ROM
CREATE(2)	RAM (current context)	ROM
(EXT)CODECOPY	ROM	RAM (current context)
RETURNDATACOPY	RAM (returner context)	RAM (current context)
LOGO-LOG4	RAM (current context)	\log s

There are thus 8 possibilities in terms of data movement: To locate data within these data sources we require:

RAM: a context number and a limb offset; e.g. the current execution context number, that of the caller or that of the returner;

LOGs: a log number and a limb offset;

ROM: a code fragment number, the boolean IS_INIT (indicating whether the code fragment to be read from or compared to a RAM segment) is initialization code or (currently) deployed code, and a limb offset;

Stack: nothing: just the high and low part of a value read from or written to the current execution context's stack.

3.6.2 Which opcodes require what surgeries

MSTORE8: we work with 1 source term (the low part of the stack value) and 1 target term (from the current RAM):

1. type 5:

MSTORE: we work with 2 source terms (the high and low part of the stack value) and 2 or 3 target terms (from the current RAM):

- 1. type 3 (fast operation),
- 2. type 4 (slow operation);

MLOAD: we work with a 2 or 3 source terms (from the current RAM) and 2 target terms (the high and low part of the stack value):

- 1. either type 1 (fast operation),
- 2. or type 2 (slow operation);

CALLDATALOAD: if CALLER $\neq 0$ and OFFSET $+32 \leq$ CDS we work with a 2 or 3 source terms (from the current RAM) and 2 target terms (the high and low part of the stack value):

- 1. either type 1 (fast operation),
- 2. or type 2 (slow operation);

otherwise the operation is split into two sub operations using either 1 or 2 source terms and a 1 target term (the high / low part of the stack value in that order):

- 1. type 6 twice (2): 66
- 2. type 7 (full) twice (3): 77,
- 3. type 6 followed by 9 (1): 69,
- 4. type 6 followed by 11 (2): 6b,
- 5. type 7 (full) followed by 11 (2): 72,
- 6. type 7 (full) followed by 12 (3): 7c,
- 7. type 11 followed by type 9 (1): b9,
- 8. type 12 followed by type 9 (2): c9,
- 9. type 9 twice: 99:

the number in parenthesis indicates the number of loads from transaction calldata required when $\mathsf{CALLER} = 0$:

LOGs and RETURN for contract deployment: —

- 1. a sequence of 6's potentially followed by 11: 6*(b)
- 2. a sequence of 7's potentially followed by an 11 or 12: 7*(b/c)

RETURN and REVERT: 1. potential 8 followed by a sequence of 6's potentially followed by an 8: $(8)6^*(8)$,

2. potential 8 followed by a sequence of 7's potentially followed by an 8: $(8)7^*(8)$

RETURNDATACOPY: we work with a single source term:

- 1. a sequence of 6's potentially followed by an 8: $6^*(8)$,
- 2. a sequence of 7's potentially followed by an 8: $7^*(8)$ (the last 7 may be incomplete if there is no 8)

CALLDATACOPY: we work with a single source term (from TRANSACTION_CALLDATA_PADDED or the CALLER's RAM) and 1 or 2 target terms in RAM:

- 1. potential first completion (8) followed by quick copies 6^* followed by potential loading a piece followed by potentially completing the limb with 0's (8 or 8a) followed potentially by many full zero limbs (9^*) followed by potentially some zeros (a): $(8)6^*(8a/8)(9^*)(a)$;
- 2. potential first completion (8) followed by slow compies $(d)^*$ followed potentially by some zero padding (a) followed potentially by fast zeros (9^*) followed potentially by some zeros (a), i.e. $(8)(d^*)(a)(9^*)(a)$;

(EXT) CODECOPY: we work with a single source term (from ROM) 1 or 2 target terms in RAM:

- 1. a sequence of 6's potentially followed by 9's (padding is part of the bytecode) and/or a single 10: 6*9*(10)
- 2. a sequence of 13's potentially followed by a 10 and potentially 9's and potentially a 10: $d^*(a9^*(10))$

3.6.3 RAM to RAM

RAM limb excision

The surgery described below is used by instructions writing to RAM where the source data may run out of bounds. In other words:

- 1. CALLDATACOPY,
- 2. RETURNDATACOPY,
- 3. CODECOPY,
- 4. EXTCODECOPY.

We label it RamLimbExcision. It is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = 0 \\ \mathsf{CN_B}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = 0 \\ \mathsf{INDEX_B}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i = 0 \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \end{cases}$$

2. Surgery constraint:

$$\texttt{Excision} \left(\begin{array}{c} \mathsf{VAL_B}, \mathsf{VAL_B'}; \mathsf{BYTE_B}; \mathsf{ACC_1}; \\ \mathsf{POW_256_1}; \langle \mathsf{TBO} \rangle; \langle \mathsf{SIZE} \rangle; [\![1]\!], [\![2]\!]; \end{array} \right)$$

Chunk sliding no overlap

This subsection defines the RamToRamSlideChunk surgery. It is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \end{cases}$$

2. Surgery constraint:

$$\begin{bmatrix} \text{1Partial} \Rightarrow \text{1} \end{bmatrix} \left(\begin{array}{c} \text{VAL_A, VAL_B, VAL_B}^{\nu}; \\ \text{BYTE_A, BYTE_B;} \\ \text{ACC_1, ACC_2; POW_256_1;} \\ \langle \text{SBO} \rangle, \langle \text{TBO} \rangle; \langle \text{SIZE} \rangle; \\ \llbracket 1 \rrbracket, \llbracket 2 \rrbracket, \llbracket 3 \rrbracket, \llbracket 4 \rrbracket; \end{array} \right)$$

Chunk sliding with overlap

The surgery RamToRamSlideOverlappingChunk below is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_C}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{INDEX_C}_i = \langle \mathsf{TLO} \rangle_i + 1 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \end{cases}$$

2. Surgery constraint:

3.6.4 Exogenous data to RAM

Chunk sliding no overlap

The surgery ExoToRamSlideChunk below is used by

- 1. CALLDATACOPY in a context that is the root context of a transaction,
- 2. CODECOPY and EXTCODECOPY,

It is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = 0 \\ \mathsf{CN_B}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = 0 \\ \mathsf{INDEX_B}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{INDEX_X}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i = 0 \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \end{cases}$$

2. Surgery constraint:

$$[\texttt{1Partial} \Rightarrow \texttt{1}] \left(\begin{array}{c} \langle \mathsf{VAL}_\mathsf{X} \rangle, \mathsf{VAL}_\mathsf{B}, \mathsf{VAL}_\mathsf{B}^\nu; \mathsf{BYTE}_\mathsf{X}, \mathsf{BYTE}_\mathsf{B}; \\ \mathsf{ACC}_\mathtt{1}, \mathsf{ACC}_\mathtt{2}; \mathsf{POW}_\mathtt{256}_\mathtt{1} \\ \langle \mathsf{SBO} \rangle, \langle \mathsf{TBO} \rangle; \langle \mathsf{SIZE} \rangle; \\ & [\![\texttt{1}]\!], [\![\texttt{2}]\!], [\![\texttt{3}]\!], [\![\texttt{4}]\!]; \end{array} \right)$$

Chunk sliding with overlap

The surgery ExoToRamSlideOverlappingChunk below is used by

- 1. CALLDATACOPY in a context that is the root context of a transaction,
- 2. CODECOPY and EXTCODECOPY.

It is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = 0 \\ \mathsf{CN_B}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_C}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{INDEX_A}_i = 0 \\ \mathsf{INDEX_B}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{INDEX_C}_i = \langle \mathsf{TLO} \rangle_i + 1 \\ \mathsf{INDEX_X}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i = 0 \end{cases}$$

2. Surgery constraint:

3.6.5 RAM to exogenous data

Use cases

The surgeries FullExoFromTwo, PaddedExoFromTwo and PaddedExoFromOne presented below are used in the following memory instructions:

- 1. LOGO-LOG4 instructions,
- 2. CREATE and CREATE2 instructions,
- 3. RETURN in a deployment context which is (temporarily) successful,
- 4. SHA3

Left aligned padded chunk from one RAM limb

The surgery PaddedExoFromOne below is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{INDEX_X}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i = 0 \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \end{cases}$$

2. Surgery constraint:

$$[1 \Rightarrow 1 \, Padded] \left(\begin{array}{c} \mathsf{VAL_A}, \langle \mathsf{VAL_X} \rangle; \, \mathsf{BYTE_A}; \\ \mathsf{ACC_1}; \, \mathsf{POW_256_1}; \\ \langle \mathsf{SBO} \rangle; \, \langle \mathsf{SIZE} \rangle; \\ [1], [2], [3]; \end{array} \right)$$

Left aligned padded chunk from two RAM limbs

The surgery PaddedExoFromTwo is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{SLO} \rangle_i + 1 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{INDEX_X}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{VAL_A}_i^\nu = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^\nu = \mathsf{VAL_B}_i \\ \mathsf{VAL_C}_i^\nu = \mathsf{VAL_C}_i = 0 \end{cases}$$

2. Surgery constraint:

$$[2\Rightarrow 1\,\text{Padded}] \left(\begin{array}{c} \text{VAL_A, VAL_B, } \langle \text{VAL_X} \rangle; \\ \text{BYTE_A, BYTE_B;} \\ \text{ACC_1, ACC_2;} \\ \text{POW_256_1, POW_256_2;} \\ \langle \text{SBO} \rangle, \langle \text{SIZE} \rangle; \\ \|1\|, \|2\|, \|3\|, \|4\|; \end{array} \right)$$

Full exo limb from neighboring limbs

The surgery FullExoFromTwo is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{SLO} \rangle_i + 1 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{INDEX_X}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \end{cases}$$

2. Surgery constraint:

$$[2\Rightarrow 1\,\text{Padded}] \left(\begin{array}{c} \text{VAL_A, VAL_B, } \langle \text{VAL_X} \rangle; \\ \text{BYTE_A, BYTE_B;} \\ \text{ACC_1, ACC_2;} \\ \text{POW_256_1, POW_256_2;} \\ \langle \text{SBO} \rangle, \langle \text{SIZE} \rangle; \\ \llbracket 1 \rrbracket, \llbracket 2 \rrbracket, \llbracket 3 \rrbracket, \llbracket 4 \rrbracket; \end{array} \right)$$

3.6.6 Stack to RAM

Full transfer

The following surgery, which we label FullStackToRAM, is used by the MSTORE instruction when offsets aren't aligned (i.e. $\langle \mathsf{TBO} \rangle \neq 0$).

1. cabling constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_C}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{INDEX_A}_i = \langle \mathsf{TLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{TLO} \rangle_i + 1 \\ \mathsf{INDEX_C}_i = \langle \mathsf{TLO} \rangle_i + 2 \end{cases}$$

2. surgery constraint:

$$\begin{bmatrix} \text{VAL_A, VAL_C; } \langle \text{VAL}^{\text{hi}} \rangle, \langle \text{VAL}^{\text{lo}} \rangle; \\ \text{VAL_A}^{\nu}, \text{VAL_B}^{\nu}, \text{VAL_C}^{\nu}; \\ \text{BYTE_A, BYTE_C, BYTE_HI, BYTE_LO;} \\ \text{ACC_1, ACC_2, ACC_3,} \\ \text{ACC_4, ACC_5, ACC_6;} \\ \text{POW_256_1; } \langle \text{TBO} \rangle; \llbracket 1 \rrbracket, \llbracket 2 \rrbracket; \end{bmatrix}$$

Byte transfer

The following surgery is used by the MSTORE8 instruction alone.

1. cabling constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_T} \rangle_i \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{TLO} \rangle \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_B}^{\nu} = \mathsf{VAL_B} = 0 \\ \mathsf{VAL_C}^{\nu} = \mathsf{VAL_C} = 0 \end{cases}$$

2. surgery constraint:

$$\mathtt{ByteSwap} \left(\begin{array}{c} \langle \mathsf{VAL}^{\mathsf{lo}} \rangle, \mathsf{VAL_A}, \mathsf{VAL_A}^{\nu}; \\ \mathsf{BYTE_LO}, \mathsf{BYTE_A}; \\ \mathsf{ACC_1}, \mathsf{POW_256_1}; \\ \langle \mathsf{TBO} \rangle, \llbracket 1 \rrbracket, \llbracket 2 \rrbracket; \end{array} \right)$$

In their entirety we dub this LsbFromStackToRAM

3.6.7 RAM to stack: aligned offsets

Fast high / padded low

The surgery described below is used by CALLDATALOAD in a context that isn't the root context when the 32 bytes to retrieve from call data go out of bounds (but more than 16 bytes are in range). We label it FirstFastSecondPadded. It is comprised of the following constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{SLO} \rangle_i + 1 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{VAL_h}_i^{\mathsf{hi}} \rangle_i = \mathsf{VAL_A}_i \end{cases}$$

2. Surgery constraint:

$$\begin{bmatrix} 1 \Rightarrow 1 \, \text{Padded} \end{bmatrix} \left(\begin{array}{c} \text{VAL_B}, \langle \text{VAL}^{\text{lo}} \rangle; \text{BYTE_B}; \\ \text{ACC_1}; \text{POW_256_1}; \\ 0, \langle \text{SIZE} \rangle; \llbracket 1 \rrbracket, \llbracket 2 \rrbracket; \end{array} \right)$$

Note. The zero in the middle indicate the "zero column". The column [1] will be equal to one along any counter-cycle where this constraint is active.

Padded high / zero low

The surgery described below is used by CALLDATALOAD in a context that isn't the root context when the 32 bytes to retrieve from call data go out of bounds (with fewer than 16 bytes being in range). We label it FirstPaddedSecondZero. It is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i = 0 \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{VAL_I}_i^{\mathsf{DO}} \rangle_i = 0 \end{cases}$$

2. Surgery constraint:

$$\begin{bmatrix} 1 \Rightarrow 1 \, \texttt{Padded} \end{bmatrix} \left(\begin{array}{c} \mathsf{VAL_A}, \langle \mathsf{VAL}^{\, \mathsf{hi}} \rangle; \mathsf{BYTE_A}; \\ \mathsf{ACC_1}; \, \mathsf{POW_256_1}; \\ 0, \langle \mathsf{SBO} \rangle; \, \llbracket 1 \rrbracket, \llbracket 2 \rrbracket; \end{array} \right)$$

Note. The same comment as before applies.

3.6.8 RAM to stack: non-aligned offsets

Purpose

The surgeries described in this subsection:

- 1. Exceptional_RamToStack_3To2Full
- 2. NA RamToStack 3To2Full
- 3. NA_RamToStack_3To2Padded
- 4. NA_RamToStack_2To2Padded

- 5. NA_RamToStack_2To1FullAndZero
 - 6. NA_RamToStack_2To1PaddedAndZero
 - 7. NA_RamToStack_1To1PaddedAndZero

All of these surgeries are used almost exclusively by CALLDATALOAD (except for NA_RamToStack_3To2Full which MLOAD also uses). It is a surprising fact that the arithmetization of the CALLDATALOAD instruction turns out feature so many subcases in our system. We go into more details about what makes this instruction particularly nasty in section 3.4.1.

Exceptional three RAM limbs \rightsquigarrow two full stack elements

The surgery described below is used exclusively by CALLDATALOAD in a root context, i.e. after loading from transaction call data into the 0^{th} execution context's RAM with the $\langle \mathsf{ERF} \rangle = 1$. We label it <code>Exceptional_RamToStack_3To2Full</code>. It is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = 0 \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = 0 \\ \mathsf{VAL_B}_i^{\nu} = 0 \\ \mathsf{VAL_C}_i^{\nu} = 0 \\ \mathsf{VAL_C}_i^{\nu} = 0 \\ \mathsf{VAFST}_i = 0 \\ \mathsf{VERF}_i = 0 \end{cases}$$

2. Surgery constraint:

$$[3 \Rightarrow 2 \, \text{Full}] \left(\begin{array}{c} \text{VAL_A, VAL_B, VAL_C; } \langle \text{VAL}^{\text{hi}} \rangle, \langle \text{VAL}^{\text{lo}} \rangle; \\ \text{BYTE_A, BYTE_B, BYTE_C;} \\ [1], [2]; \text{POW_256_1; } \langle \text{SBO} \rangle; \\ \text{ACC_1, ACC_2, ACC_3, ACC_4;} \end{array} \right)$$

Note. Exceptional_RamToStack_3To2Full will only ever be called after some preliminary loading from transaction call data to the 0^{th} execution context's RAM. Recall that these operations set the flag $\langle \mathsf{ERF} \rangle = 1$ which allows the 0^{th} execution context's RAM to retain information for a few consecutive (fast) micro instructions.

Three RAM limbs → two full stack elements

The surgery described below is used by MLOAD under all circumstances, but also by CALLDATALOAD. Let us be precise about the second use case: it applies when both

- 1. the context executing CALLDATALOAD isn't the root context of a transaction,
- 2. the requested 32 bytes are all within the CALLER's RAM segment that it designated as call data in the CALL instruction.

We label it NA RamToStack 3To2Full. It is comprised of the following constraints:

```
 \begin{cases} \mathsf{CN\_A}_i = \langle \mathsf{CN\_S} \rangle_i \\ \mathsf{CN\_B}_i = \langle \mathsf{CN\_S} \rangle_i \\ \mathsf{CN\_C}_i = \langle \mathsf{CN\_S} \rangle_i \\ \mathsf{INDEX\_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX\_B}_i = \langle \mathsf{SLO} \rangle_i + 1 \\ \mathsf{INDEX\_C}_i = \langle \mathsf{SLO} \rangle_i + 2 \\ \mathsf{VAL\_A}_i^{\nu} = \mathsf{VAL\_A}_i \\ \mathsf{VAL\_B}_i^{\nu} = \mathsf{VAL\_B}_i \\ \mathsf{VAL\_C}_i^{\nu} = \mathsf{VAL\_C}_i \\ \langle \mathsf{FAST} \rangle_i = 0 \\ \langle \mathsf{ERF} \rangle_i = 0 \end{cases}
```

2. Surgery constraint:

$$[3 \Rightarrow 2 \, \mathrm{Full}] \left(egin{array}{ll} \mathsf{VAL_A}, \mathsf{VAL_B}, \mathsf{VAL_C}; \langle \mathsf{VAL}^\mathsf{hi}
angle, \langle \mathsf{VAL}^\mathsf{lo}
angle; \\ \mathsf{BYTE_A}, \mathsf{BYTE_B}, \mathsf{BYTE_C}; \\ [1]], [2]]; \mathsf{POW_256_1}; \langle \mathsf{SBO}
angle; \\ \mathsf{ACC_1}, \mathsf{ACC_2}, \mathsf{ACC_3}, \mathsf{ACC_4}; \end{array}
ight)$$




Figure 3.14: Representation of the constraints implemented by NA_RamToStack_3To2Full.

Three RAM limbs \leadsto a full stack element and a padded one

The surgery described below is used by CALLDATALOAD: it applies when

- 1. the context executing CALLDATALOAD isn't the root context of a transaction,
- 2. the requested 32 bytes overflow the CALLDATA_SIZE (i.e. zero padding is required),
- 3. the relevant bytes span 3 limbs from the CALLER context.

(The CALLER context number is passed down in $\langle CN_S \rangle$ by the RAM preprocessor.) We label this surgery NA_RamToStack_3To2Padded. It is comprised of the following constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_C}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{TLO} \rangle_i + 1 \\ \mathsf{INDEX_C}_i = \langle \mathsf{TLO} \rangle_i + 2 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i \\ \langle \mathsf{FAST} \rangle_i = 0 \\ \langle \mathsf{ERF} \rangle_i = 0 \end{cases}$$

2. Surgery constraint:

$$[2\Rightarrow 1\,\mathrm{Full}]\left(\begin{array}{c} \mathsf{VAL_A}, \mathsf{VAL_B}; \langle \mathsf{VAL}^\mathsf{hi}\rangle; \\ \mathsf{BYTE_A}, \mathsf{BYTE_B}; \\ [\![1]\!], [\![2]\!]; \mathsf{POW_256_1}; \langle \mathsf{SBO}\rangle; \\ \mathsf{ACC_1}, \mathsf{ACC_2}; \end{array}\right)$$

and

$$[2\Rightarrow 1\, Padded] \left(\begin{array}{c} VAL_B, VAL_C; \langle VAL^{\, lo} \rangle; \\ BYTE_B, BYTE_C; \\ ACC_3, ACC_4; \\ POW_256_1, POW_256_2; \\ \langle SBO \rangle, SIZE; \llbracket 1 \rrbracket, \llbracket 3 \rrbracket, \llbracket 2 \rrbracket, \llbracket 4 \rrbracket; \\ \end{array} \right)$$

Note: [1], [2] are used twice. Also, unless I'm mistaken the order [1], [3], [2], [4] is the right one.




Figure 3.15: Representation of the constraints implemented by NA_RamToStack_3To2Padded.

Two RAM limbs \rightsquigarrow a full stack element and a padded one

The surgery described below is used by CALLDATALOAD: it applies when

- 1. the context executing CALLDATALOAD isn't the root context of a transaction,
- 2. the requested 32 bytes overflow the CALLDATA_SIZE (i.e. zero padding is required),
- 3. the relevant bytes span 2 limbs from the CALLER context.

(The CALLER context number is passed down in $\langle CN_S \rangle$ by the RAM preprocessor.) We label this surgery NA_RamToStack_2To2Padded. It is comprised of the following constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{TLO} \rangle_i + 1 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{FAST} \rangle_i = 0 \\ \langle \mathsf{ERF} \rangle_i = 0 \end{cases}$$

2. Surgery constraint:

$$[2\Rightarrow 1\, \text{Full}] \left(\begin{array}{c} \text{VAL_A, VAL_B; } \langle \text{VAL}^{\text{hi}} \rangle; \\ \text{BYTE_A, BYTE_B;} \\ [\![1]\!], [\![2]\!]; \text{POW_256_1; } \langle \text{SBO} \rangle; \\ \text{ACC_1, ACC_2;} \end{array} \right)$$

and

$$[1 \Rightarrow 1 \, ext{Padded}] \left(egin{array}{c} ext{VAL_B; } \langle ext{VAL}^{\, ext{lo}}
angle; \ ext{BYTE_B;} \ ext{ACC_3; POW_256_2;} \ \langle ext{SBO}
angle, ext{SIZE; } [\![1]\!], [\![3]\!], [\![4]\!]; \end{array}
ight)$$

Note: [1] is used twice.




Figure 3.16: Representation of the constraints implemented by NA_RamToStack_2To2Padded.

Two RAM limbs \leadsto a full stack element and zero

The surgery described below is used by CALLDATALOAD: it applies when

- 1. the context executing CALLDATALOAD isn't the root context of a transaction,
- 2. the requested 32 bytes overflow the CALLDATA_SIZE (i.e. zero padding is required),
- 3. precisely 16 bytes of the requested bytes are in the call data,
- 4. the relevant bytes span 2 limbs from the CALLER context.

(The CALLER context number is passed down in $\langle CN_S \rangle$ by the RAM preprocessor.) We label this surgery NA_RamToStack_2To1FullAndZero. It is comprised of the following constraints:

1. Wiring constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{SLO} \rangle_i + 1 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i = 0 \\ \langle \mathsf{FAST} \rangle_i = 0 \\ \langle \mathsf{ERF} \rangle_i = 0 \end{cases}$$

2. Surgery constraint:

$$[2 \Rightarrow 1\,\text{Full}] \left(\begin{array}{c} \text{VAL_A, VAL_B; } \langle \text{VAL}^{\text{hi}} \rangle; \\ \text{BYTE_A, BYTE_B;} \\ [\![1]\!], [\![2]\!]; \text{POW_256_1; } \langle \text{SBO} \rangle; \\ \text{ACC_1, ACC_2;} \end{array} \right)$$

Note: we set $\langle \mathsf{VAL^{lo}} \rangle_i = 0$ in the wiring constraints.




Figure 3.17: Representation of the constraints implemented by NA_RamToStack_3To2Full.

Two RAM limbs \rightsquigarrow a padded stack element and zero

The surgery described below is used by CALLDATALOAD: it applies when

- 1. the context executing CALLDATALOAD isn't the root context of a transaction,
- 2. the requested 32 bytes overflow the CALLDATA_SIZE (i.e. zero padding is required),
- 3. fewer than 16 bytes of the requested bytes are in the call data,
- 4. the relevant bytes span 2 limbs from the CALLER context.

(The CALLER context number is passed down in $\langle CN_S \rangle$ by the RAM preprocessor.) We label this surgery NA_RamToStack_2To1PaddedAndZero. It is comprised of the following constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = \langle \mathsf{SLO} \rangle_i + 1 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i = 0 \\ \langle \mathsf{FAST} \rangle_i = 0 \\ \langle \mathsf{ERF} \rangle_i = 0 \end{cases}$$

2. Surgery constraint:

$$[2\Rightarrow 1\,Padded] \left(\begin{array}{c} VAL_A, VAL_B; \langle VAL^{hi} \rangle; \\ BYTE_A, BYTE_B; \\ ACC_1, ACC_2; POW_256_1, POW_256_2; \\ \langle SBO \rangle, SIZE; \llbracket 1 \rrbracket, \llbracket 2 \rrbracket, \llbracket 3 \rrbracket, \llbracket 4 \rrbracket; \end{array} \right)$$

Note: we set $\langle \mathsf{VAL^{lo}}
angle_i = 0$ in the wiring constraints.




Figure 3.18: Representation of the constraints implemented by NA_RamToStack_2To1PaddedAndZero.

One RAM limb \leadsto a padded stack element and zero

The surgery described below is used by CALLDATALOAD: it applies when

- 1. the context executing CALLDATALOAD isn't the root context of a transaction,
- 2. the requested 32 bytes overflow the ${\sf CALLDATA_SIZE}$ (i.e. zero padding is required),
- 3. fewer than 16 bytes of the requested bytes are in the call data,
- 4. the relevant bytes span 1 limb from the CALLER context.

(The CALLER context number is passed down in $\langle CN_S \rangle$ by the RAM preprocessor.) We label this surgery NA_RamToStack_1To1PaddedAndZero. It is comprised of the following constraints:

$$\begin{cases} \mathsf{CN_A}_i = \langle \mathsf{CN_S} \rangle_i \\ \mathsf{CN_B}_i = 0 \\ \mathsf{CN_C}_i = 0 \\ \mathsf{INDEX_A}_i = \langle \mathsf{SLO} \rangle_i \\ \mathsf{INDEX_B}_i = 0 \\ \mathsf{INDEX_C}_i = 0 \\ \mathsf{VAL_A}_i^{\nu} = \mathsf{VAL_A}_i \\ \mathsf{VAL_B}_i^{\nu} = \mathsf{VAL_B}_i = 0 \\ \mathsf{VAL_C}_i^{\nu} = \mathsf{VAL_C}_i = 0 \\ \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i = 0 \\ \langle \mathsf{FAST} \rangle_i = 0 \\ \langle \mathsf{ERF} \rangle_i = 0 \end{cases}$$

2. Surgery constraint:

$$[1 \Rightarrow 1 \, ext{Padded}] \left(egin{array}{l} ext{VAL_A; } \langle ext{VAL}^{ ext{hi}}
angle; ext{BYTE_A; } \\ ext{ACC_1; } ext{POW_256_1; } \\ \langle ext{SBO}
angle, ext{SIZE; } \llbracket 1
rbracket, \llbracket 2
rbracket, \llbracket 3
rbracket;
bracket. \end{array}
ight)$$

Note: we set $\langle \mathsf{VAL}^\mathsf{lo}
angle_i = 0$ in the wiring constraints.




Figure 3.19: Representation of the constraints implemented by NA RamToStack 1To1PaddedAndZero.

3.7 Consistency constraints

3.7.1 Call stack consistency

The execution trace carries meta information about the call stack and about offsets and sizes for call data and return data. When returning or reverting to a previous context we must recuperate said meta information. The constraints here ensure the validity of this information. We shall reorder some columns according to the lexicographic order on the pair

We will need the following reordered columns:

1. [CN]**

2. [D]**

3. [CALLER][∞]

4. [CALLDATA_OFFSET]**

5. [CALLDATA_SIZE][∞]

6. [RETURNER][∞]

7. [RETURNDATA_OFFSET]^ズ

8. [RETURNDATA_SIZE]**

where by definition $([CN]^{x}, [\Box]^{x})$ is lexicographically sorted. We impose the following consistency constraints:

1. call-data-meta-information consistency: $\mathbf{IF} [\mathsf{CN}]_{i+1}^{\mathbf{X}} = [\mathsf{CN}]_{i}^{\mathbf{X}}$ Then

$$\begin{cases} \left[\mathsf{CALLER} \right]_{i+1}^{\mathbf{x}} = \left[\mathsf{CALLER} \right]_{i}^{\mathbf{x}} \\ \left[\mathsf{CALLDATA_OFFSET} \right]_{i+1}^{\mathbf{x}} = \left[\mathsf{CALLDATA_OFFSET} \right]_{i}^{\mathbf{x}} \\ \left[\mathsf{CALLDATA_SIZE} \right]_{i+1}^{\mathbf{x}} = \left[\mathsf{CALLDATA_SIZE} \right]_{i}^{\mathbf{x}} \end{cases}$$

2. return-data-meta-information consistency: $\mathbf{W} \left([\mathsf{CN}]_{i+1}^{\mathbf{x}} = [\mathsf{CN}]_{i}^{\mathbf{x}} \right)$ AND $[\mathsf{RETURNER}]_{i+1}^{\mathbf{x}} = [\mathsf{RETURNER}]_{i}^{\mathbf{x}}$

$$\begin{cases} [\mathsf{RETURNDATA_OFFSET}]^{\mathbf{x}}_{i+1} = [\mathsf{RETURNDATA_OFFSET}]^{\mathbf{x}}_{i} \\ [\mathsf{RETURNDATA_SIZE}]^{\mathbf{x}}_{i+1} = [\mathsf{RETURNDATA_SIZE}]^{\mathbf{x}}_{i} \end{cases}$$

3.7.2 Concatenated columns and order

We introduce several interleaved columns:

1. $CN_ABC := CN_A \boxplus CN_B \boxplus CN_C$,

2. INDEX ABC := INDEX A \boxplus INDEX B \boxplus INDEX C

 $3. \langle \mu \mathsf{RST} \rangle^{\boxplus 3} := \langle \mu \mathsf{RST} \rangle \boxplus \langle \mu \mathsf{RST} \rangle \boxplus \langle \mu \mathsf{RST} \rangle$

4. VAL ABC := VAL A \boxplus VAL B \boxplus VAL C

5. $VAL_ABC^{\nu} := VAL_A^{\nu} \boxplus VAL_B^{\nu} \boxplus VAL_C^{\nu}$

We introduce their reordered variants: $[CN_ABC]^{xz}$, $[INDEX_ABC]^{xz}$, $[\langle \mu RST \rangle^{\boxplus 3}]^{xz}$, $[VAL_ABC]^{xz}$, $[VAL_ABC]^{xz}$, $[VAL_ABC]^{xz}$

(CONTEXT NUMBER, INDEX,
$$\langle \mu RST \rangle$$
)

in other words, the reordering is such that

$$\left(\left[\mathsf{CN_ABC} \right]^{\mathsf{xt}}, \left[\mathsf{INDEX_ABC} \right]^{\mathsf{xt}}, \left[\langle \mu \mathsf{RST} \rangle^{\boxplus 3} \right]^{\mathsf{xt}} \right)$$

are lexicographically ordered.

3.7.3 Memory consistency constraints

1. There are no constraints when $[CN_ABC]_i^{\mathbf{x}\mathbf{z}} = 0$

2.
$$\mathbf{m} \left[\mathsf{CN_ABC} \right]_i^{\mathsf{x}\mathsf{c}} \neq 0$$
:

$$\begin{cases} \left[\mathsf{CN_ABC} \right]_{i+1}^{\mathbf{x}} = \left[\mathsf{CN_ABC} \right]_{i}^{\mathbf{x}} \\ & \\ \mathsf{AND} \\ \left[\mathsf{INDEX_ABC} \right]_{i+1}^{\mathbf{x}} = \left[\mathsf{INDEX_ABC} \right]_{i}^{\mathbf{x}} \\ & \\ \mathsf{AND} \\ \left[\left\langle \mu \mathsf{RST} \right\rangle^{\boxplus 3} \right]_{i+1}^{\mathbf{x}} \neq \left[\left\langle \mu \mathsf{RST} \right\rangle^{\boxplus 3} \right]_{i}^{\mathbf{x}} \end{cases}$$

THEN
$$[\mathsf{VAL_ABC}]_{i+1}^{\mathbf{Z}} = [\mathsf{VAL_ABC}_i^{\nu}]^{\mathbf{Z}}$$

(b) 11

$$\begin{cases} \left[\mathsf{CN_ABC} \right]_{i+1}^{\mathbf{x}\!\mathbf{t}} \neq \left[\mathsf{CN_ABC} \right]_{i}^{\mathbf{x}\!\mathbf{t}} \\ & \\ \mathsf{OR} \\ \left[\mathsf{INDEX_ABC} \right]_{i+1}^{\mathbf{x}\!\mathbf{t}} \neq \left[\mathsf{INDEX_ABC} \right]_{i}^{\mathbf{x}\!\mathbf{t}} \end{cases}$$

THEN
$$[VAL_ABC]_{i+1}^{\mathbf{x}} = 0.$$

In other words after reordering VAL_ABC and VAL_ABC $^{\nu}$ as explained above we have, for constant [CN_ABC] $^{\kappa}$ and [INDEX_ABC] $^{\kappa}$

	[CN_ABC] ^{x‡}	[INDEX_ABC]**	$\left[\langle \mu RST \rangle^{\boxplus 3}\right]^{xt}$	[VAL_ABC]**	[VAL_ABC ^{\(\nu\)}]*\$
0	0	?	28	?	?
1	0	?	55	?	?
2	0	?	117	?	?
:	:	:	:	÷	
i	c	k	12	0	.
i+1	c	k	19	أ	*
i+2	c	k	20	*	
i+3	c	k	38		\Diamond
i+4	c'	l	23	0	
i+5	c'	l	27	Ť	
i+6	c'	l+1	24	0	
i+7	c'	l+1	27	M	
i+8	c'	l+1	33	‡	
i+9	c'	l+1	36	‡	
i+10	c'	l+1	37		©
i+11	c'	l+2	25	0	
i+12	c'	l+2	26	*	
i+13	c'	l+2	27	<u> </u>	
i+14	c'	l+2	33	#	
i+15	c'	l+2	43	#	
	:		:		

Figure 3.20: $\langle \mathsf{MICRO_RAM_STAMP} \rangle = 27$ appears thrice (as is to be expected) and the three rows in question (i+5,i+7,i+13) the values are taken from the same execution context (c') in consecutive limbs $(l,\ l+1,\ l+2)$ and the values in RAM are changed (m+1), m+1 and m+1. This is compatible with the 27th micro RAM operation being a non aligned MSTORE (in theory it could also be part of a non aligned (EXT)CODECOPY.) In a similar vein, note that the 33rd micro RAM operation (i.e. $\langle \mathsf{MICRO_RAM_STAMP} \rangle = 33$) touches two consecutive RAM locations (l+2) and (l+2) in that same execution context (m+1) without modifying their values (m+1) and (m+1). This could be part of an aligned or non aligned logging operation, an aligned or non aligned MLOAD, a successful RETURN in a deployment context (CTYPE = 1) among other options. (If we wanted to more information we would have to find what other context is activated at $\langle \mathsf{MICRO_RAM_STAMP} \rangle = 33$, or better yet: consult the non reordered exeuction trace).

Chapter 4

ROM

4.1 The ROM module

4.1.1 Introduction

The ROM contains the bytecodes of the contracts used within a batch of transaction as well as some associated metadata such as code size and code hash. Its main role in the overall design is to provide the Main Execution Trace with the correct sequence of instructions. Most of the arithmetization below focuses on building the ROM as a sequence of padded byte codes and of extracting the correct push values from it (i.e. the X-byte long arguments of actual PUSH_X instructions).

There are three kinds of accesses to bytecode that the ROM deals with, with contract deployment being subdivided into 1 or 2 phases (since deployments may fail):

- 1. loading auxiliary data associated to an address (i.e. its code hash (CH) and code size (CS)) for EXTCODEHASH and EXTCODESIZE instructions;
- 2. loading the full bytecode of an already deployed smart contract to run it or to EXTCODECOPY from it (or both);
- 3. deploying a smart contract through a transaction or CREATE(2):
 - (a) loading the init code into ROM;
 - (b) for successful deployments loading the bytecode that will be deployed at the relevant address into ROM.

The EXTCODEHASH and EXTCODESIZE instructions force a slight technical difficulty upon us. EXTCODEHASH was added to the EVM instruction set in EIP 1052 to avoid costly EXTCODECOPY's. Loading bytecodes into ROM to hash them once more would be contrary to its purpose of these *cheap* instructions. Since the Ethereum state is aware of code hashes this isn't too bad. However, the Ethereum state is unaware of a deployed bytecode's code size. Since EXTCODESIZE is a cheap instruction and hashing is expensive in the zk-EVM, we cannot justify a code's size by loading it into ROM, hashing it and comparing the result to the code hash. The CODEHASH and CODESIZE are thus verified against an auxiliary mapping map[address] (hash, int) rather than against the state. This mapping must be updated with every successful contract creation.

4.1.2 ROM specific terms

We collect in this sections pointers to definitions of ROM specific terms: **counter-constant columns** are defined in section 4.1.4, **fully-counter-constant columns** are defined in section 4.1.4, **code-fragment-constant columns** are defined in section 4.1.4

Note that by construction

```
address-cnst. \implies code-fragment-cnst. \implies fully-counter-cnst. \implies counter-cnst.
```

In essence: address-constant columns don't change until the address changes, (slightly simplifying) code-fragment constant columns can only change once per address, (slightly simplifying) fully-counter-constant columns can only change every 32 rows and (slightly simplifying) counter-constant columns can only change every 16 rows.

4.1.3 Trace columns

The first three columns differentiate between the three cases highlighted in the introduction according to the following table:

	LOAD	INIT	DH
1. loading CS and CH only	0	0	0
2. loading already deployed bytecode	1	0	0
3.a) init code	1	1	0
(3.b) by tecode being deployed	1	0	1

- 1. IS_LOADED: a binary, address-constant column that distinguishes between code fragments that are being loaded to ROM in their entirety and code fragments of which we only import their code hash and code size into ROM; abbreviated to LOAD;
- 2. IS_INITCODE: a binary, code-fragment-constant colum; INIT = 1 for init code and INIT = 0 for all deployed (or about to be successfully deployed) code; abbreviated to INIT;
- 3. DO_HASH: a binary, code-fragment-constant column; equals 1 only for bytecode that's been successfully deployed within the current batch, thus indicating which bytecodes must be hashed; abbreviated to DH;

Hashing the bytecode should happen only *once*: when a contract is deployed for the first time and we need to insert its code hash into the state. Tagging these initial deployments is the purpose of DO_HASH.

The following columns are used for book-keeping of different code fragments and addresses within the ROM.

- 4. SC_ADDRESS_HIGH and SC_ADDRESS_LOW: address-constant columns; contain the high and low parts of the address associated with the bytecode currently being loaded into ROM; abbreviated to ADDR^{hi} and ADDR^{lo} respectively;
- 5. ADDRESS_INDEX: address-constant column; a column that starts at 0 and increases by 1 with every new address encountered in the ROM; abbreviated to AI;
- 6. CODE_FRAGMENT_INDEX: code-fragment-constant column; a refinement of ADDRESS_INDEX: increases by 1 whenever the address changes or the IS_INITCODE changes; abbreviated to CFI:

In other words, Al counts the number of different addresses in ROM while CFI counts the number of code fragments present in ROM (regardless of whether they are fully loaded into ROM or only their metadata is loaded in.) A given address in ROM can be associated to either 1 or 2 code fragments.

The following columns are for orientation within a given code fragment. They are used to construct $LACS^{hi}$ and $LACS^{lo}$ (see below) incrementally and to figure out at what point to switch from building $LACS^{hi}$ to building $LACS^{lo}$ and when to reset the process.

- 7. COUNTER: a periodic counter; if LOAD = 0 we have CT = 0; if LOAD = 1 it counts up from 0 to 15 in increments of 1 and resets; such "cycles" come in pairs (see CYC); abbreviated to CT;
- 8. CYCLIC_BIT: a counter-constant binary column; equals to 0 if LOAD = 0; otherwise it flips at the onset of every new COUNTER-cycle; abbreviated to CYC;

The following columns provide "meta data" associated with a bytecode: its length, its hash but also the big endian concatenation of (bytes from the padded bytecode) into EVM words (split into high and low parts): LACS hi and LACS lo respectively. These are computed for two reasons:

- for (EXT)CODECOPY's it's simpler to be able to pull left shifted prefixes of concatenations of bytes from the (padded) bytecode rather than individual bytes; this format is compatible with the Parent/Child architecture of RAM;
- for storing the bytecode (and thus easier retrieval later) it is simpler to store EVM words of (padded) bytecode (while remembering the length of the original bytecode, of course)
- 9. CODESIZE: a code-fragment-constant column containing the code size of the bytecode currently being loaded into ROM; abbreviated to CS;
- 10. CODEHASH_HIGH and CODEHASH_LOW: code-fragment-constant columns containing the (high and low part of the) code hash of the bytecode currently being loaded into ROM; abbreviated to CH^{hi} and CH^{lo} respectively;
- 11. LEFT_ALIGNED_CODESUFFIX_HIGH and LEFT_ALIGNED_CODESUFFIX_LOW: high and low part of the EVM word obtained by left-shifting (by CT + 16CYC bytes) the concatenation of the opcodes in a full COUNTER-cycle's worth of bytecode; see figure ?? for an explanation; abbreviated to LACS high and LACS log respectively;

The following columns relate to the PUSH_X instructions that require particular constraints to work properly.

- 12. IS_PUSH: instruction decoded binary flag column that lights up for push instructions; abbreviated to IP;
- 13. IS_PUSH_DATA: binary flag that lights up for the X rows following a PUSH_X instruction i.e. while PPO \neq 0; abbreviated to IPD; this flag selects those bytes from the bytecode that contribute to a push instruction's PUSH_VALUE_HIGH or PUSH_VALUE_LOW; it also sets the OPCODE of said lines to INVALID; abbreviated to IPD;
- 14. PUSH_PARAMETER: instruction decoded column that contains X for PUSH_X instructions and 0 for non push instructions; abbreviated to PP;
- 15. PUSH_PARAMETER_OFFSET: following a PUSH instruction, this counts down from PP down to 0; abbreviated to PPO;
- 16. PUSH_VALUE_HIGH and PUSH_VALUE_LOW: high and low part of the value that a push instruction pushes on stack; abbreviated to PV hi and PV lo respectively;
- 17. PUSH_VALUE_ACC_HIGH and PUSH_VALUE_ACC_LOW: "accumulator" variables used to construct PUSH_VALUE_HIGH and PUSH_VALUE_LOW byte by byte out of "data carrying bytes"; abbreviated to PVA hi and PVA lo;
- 18. PUSH_FUNNEL_BIT: a binary flag that matters for correctly contructing PUSH_VALUE_HIGH and PUSH_VALUE_LOW; abbreviated to PFB;

Let us say something about PUSH_FUNNEL_BIT: this binary flag may switch from 1 to 0 when constructing a given PUSH instruction's PV^{hi} and PV^{lo}; its value determines which accumulator (PVA^{hi} or PVA^{lo}) a data carrying raw byte from the (padded) bytecode gets funneled to. If PFB = 1, the byte contributes to PVA^{hi}, if PFB = 0, the byte contributes to PVA^{lo}. To make this work we set PFB = 1 at the onset of a push instruction with PP > 16, it remains equal to 1 for the first PP – 16 rows constructing the push value, and then switches to 0 for the 16 remaining rows. For a push instruction with PP \leq 16, PFB = 0 and all raw bytes are funneled to PVA^{lo}.

The columns below are related to the bytecode itself: the bytes that make it up, how to interpret them (i.e. do they code for instructions or are they data carriers for a PUSH_X instruction?), how much to pad with 0x00's etc...:

- 19. PADDED_BYTECODE_BYTE: raw byte from the padded bytecode; if LOAD = 1 code is being loaded into ROM; the PBCB column lists the bytes from said bytecode one by one as well as some extraneous 0x00's beyond the CODESIZE (padding); abbreviated to PBCB;
- 20. OPCODE: the opcode associated to the PBCB; depends on the the context i.e. on whether the byte is shadowed by a PUSH instruction (i.e. IPD = 1) and whether the CODESIZE_REACHED flag is on (at which point we impose PBCB = OPCODE = 0x00); in all other circumstances OPCODE = PADDED_BYTECODE_BYTE;
- 21. PADDING_BIT: a fully-counter-constant binary column; for code that is loaded into ROM this indicates the number of full-counter-cycles of padding with 0x00's to append after the bytecode proper; padding is done like so: the loaded bytecode is padded with zeros beyond its CODESIZE until we hit the first multiple of 32 (if CODESIZE is a clean multiple of 32 there is no such initial padding); it is then followed up by a full counter's worth of 0x00's (i.e. 32 extra rows of 0x00's); abbreviated to PAD;
- 22. PC: program counter (i.e. index of the byte in the current bytecode);
- 23. CODESIZE_REACHED: a binary column that equals 0 at the onset of a given bytecode and reaches 1 at the point where $PC_i = CODESIZE_i$; it resets to 0 at the onset of the next full COUNTER-cycle; abbreviated to CSR;
- 24. IS_BYTECODE: a binary column that equals 1 for bytes that are part of the bytecode of the bytecode currently loaded into the ROM and 0 for bytes that are part of the padding that may be appended to the bytecode; abbreviated to IBC.

4.1.4 Constraints

Automatic constraints when $LOAD_i = 0$

The condition $\mathsf{LOAD}_i = 0$ means that the current line is a simple import of previously committed values of the CODESIZE and CODEHASH of a smartcontract that doesn't get executed or EXTCODECOPY'd from.

1. IF
$$LOAD_i = 0$$
 THEN

(a)
$$\mathsf{CT}_i = 0$$
 AND $\mathsf{CT}_{i+1} = 0$

(b)
$$CYC_i = 0$$
 AND $CYC_{i+1} = 0$

(c)
$$\mathsf{CSR}_i = 0$$
 and $\mathsf{CSR}_{i+1} = 0$

(d)
$$INIT_i = 0$$

(e)
$$AI_{i+1} = 1 + AI_i$$

(f)
$$PC_i = 0$$
 AND $PC_{i+1} = 0$

(g)
$$LACS_i^{hi} = 0$$
 AND $LACS_i^{lo} = 0$

(h)
$$\mathsf{OPCODE}_i = 0$$

(i)
$$PBCB_i = 0$$

(i) PADDING
$$BIT_i = 0$$

The constraint $INIT_i = 0$ signifies the fact that we may only import the digest of a smart contract into ROM if that smart contract already exists in the state, i.e. is deployed.

We also require that LOAD be automatically set to 0 whenever the CS is zero, i.e.

- 2. IF CODESIZE_i = 0 THEN LOAD_i = 0,
- 3. furthermore, we impose the value of the Hash in case the code size is 0

$$\label{eq:codesize} \text{HF CODESIZE}_i = 0 \text{ THEN} \begin{cases} \mathsf{CODEHASH_HIGH}_i = 0 \text{xc5d2460186f7233c927e7db2dcc703c0} \\ \text{AND} \\ \mathsf{CODEHASH_LOW}_i = 0 \text{xe500b653ca82273b7bfad8045d85a470} \end{cases}$$

4. and conversely

$$\begin{cases} {\sf CODEHASH_HIGH}_i = 0 \\ {\sf xodehash_LOW}_i = 0 \\ {\sf xodehash_Low$$

Where 0xc5d2460186f7233c927e7db2dcc703c0e500b653ca82273b7bfad8045d85a470 is the SHA3 hash of the empty list.

CT constraints

The COUNTER column imposes a "pulse" to the ROM.

- 1. $CT_0 = 0$,
- 2. IF LOAD_i = 0 THEN $(CT_i = 0 \text{ AND } CT_{i+1} = 0)$
- 3. IF $LOAD_i = 1$ THEN
 - (a) IF $CT_i \neq 15$ THEN $CT_{i+1} = CT_i + 1$,
 - (b) IF $CT_i = 15$ THEN $CT_{i+1} = 0$,
- 4. IF LOAD_{N-1} = 1 THEN $CT_{N-1} = 15$.

These constraints impose that the COUNTER column is composed of 0's and strips where CT goes from 0 to 15 one step at a time. The constraints on CYC below will impose that such COUNTER-cycles always appear in pairs.

A column X is **counter-constant** if it satisfies

WE (LOAD
$$_i=1$$
 AND $\mathsf{CT}_i
eq 15$) THEN $X_{i+1}=X_i$

CYC constraints

The CYCLIC_BIT column is a counter-constant binary column that oscilates from 0 to 1 and back between counter cycles.

- 1. CYC is a binary counter-constant column;
- 2. $CYC_0 = 0$
- 3. IF $LOAD_i = 0$ THEN $(CYC_i = 0)$ AND $CYC_{i+1} = 0$
- 4. IF $CT_i = 15$ THEN $CYC_{i+1} = 1 CYC_i$;

5. IF LOAD_{N-1} = 1 THEN
$$CYC_{N-1} = 1$$
.

Since $\mathsf{CYC} = 0$ if $\mathsf{LOAD} = 0$ while if $\mathsf{LOAD} = 1$, $\mathsf{CYC} = 0$ initially, CT starts out at 0, increments one by one until hitting 15, at which point CYC switches to 1. The preceding implies that at the reset of CT , LOAD must remain = 1. Thus counter cycles appear in (consecutive) pairs.

A column X is **fully-counter-constant** if it remains constant along such consecutive pairs of counter cycles, i.e. if it satisfies

$$\text{ $\left(\mathsf{LOAD}_i=1$ and $\left(\mathsf{CYC}_i=0$ or $\left(\mathsf{CYC}_i=1$ and $\mathsf{CT}_i\neq15\right)\right)\right)$ then $X_{i+1}=X_i$ }$$

ADDRESS_INDEX (and ADDR) constraints

ADDRESS_INDEX counts the number of smart contract addresses in the ROM. As such it starts at 0 and increases by 1 with every new smart contract address.

- 1. $AI_0 = 0$,
- 2. Al is fully-counter-constant.
- 3. IF $\mathsf{LOAD}_i = 0$ THEN $\mathsf{AI}_{i+1} = 1 + \mathsf{AI}_i$
- 4. Al can only jump by 1, i.e. $Al_{i+1} \in \{Al_i, Al_i + 1\}$ i.e.

$$(AI_{i+1} - AI_i) \cdot (AI_{i+1} - AI_i - 1) = 0$$

5. Al changes iff ADDR hi or ADDR lo changes, i.e.

$$\begin{cases} \mathsf{ADDR}_{i+1}^{\mathsf{hi}} = \mathsf{ADDR}_{i}^{\mathsf{hi}} \\ & \\ \mathsf{AND} \end{cases} \qquad \text{THEN } \mathsf{AI}_{i+1} = \mathsf{AI}_{i} \\ \mathsf{ADDR}_{i+1}^{\mathsf{lo}} = \mathsf{ADDR}_{i}^{\mathsf{lo}} \end{cases}$$

and similarly

$$\text{If } \mathsf{AI}_{i+1} = \mathsf{AI}_i \quad \text{THEN} \quad \begin{cases} \mathsf{ADDR}_{i+1}^\mathsf{hi} = \mathsf{ADDR}_i^\mathsf{hi} \\ \\ \mathsf{AND} \\ \mathsf{ADDR}_{i+1}^\mathsf{lo} = \mathsf{ADDR}_i^\mathsf{lo} \end{cases}$$

Given that ADDRESS_INDEX and the address change at the same times, we say that a column X is address-constant if it satisfies

IF
$$AI_i = AI_{i+1}$$
 THEN $X_i = X_{i+1}$.

INIT and **CFI** constraints

The purpose of the IS_INITCODE is the differentiate between initialization code and deployed code: it equals 1 for initialization code and 0 for deployed code. When contract is deployed its initialization code is loaded into ROM. If that deployment is successful the deployed bytecode gets loaded into ROM, too.

- 1. INIT is a fully-counter-constant binary column,
- 2. IF LOAD_i = 0 THEN $INIT_i = 0$
- 3. IF $\left(\mathsf{Al}_i = \mathsf{Al}_{i+1} \mid \mathsf{AND} \mid \mathsf{NIT}_i \neq \mathsf{INIT}_{i+1}\right)$ THEN $\mathsf{INIT}_i = 1$ and $\mathsf{INIT}_{i+1} = 0$.

In other words: INIT can only change at the end of full counter cycles and can only change once for a given address, necessarily going from 1 to 0.

CODE_FRAGMENT_INDEX counts the code fragments present in ROM. As such it changes every time the address changes (i.e. every time Al changes) and every time IS_INITCODE changes:

- 1. $CFI_0 = 0$;
- 2. $\mathbb{P}\left(\mathsf{Al}_{i+1} = \mathsf{Al}_i \mid \mathsf{AND} \mid \mathsf{NIT}_{i+1} = \mathsf{INIT}_i\right)$ Then $\mathsf{CFI}_{i+1} = \mathsf{CFI}_i;$
- 3. ELSE $CFI_{i+1} = 1 + CFI_i$

We say that X is **code-fragment-constant** if it satisfies

$$(CFI_{i+1} = CFI_i)$$
 THEN $X_i = X_{i+1}$,

Thus a column that is address-constant is code-fragment-constant. However, a single address in ROM corresponds to 1 or 2 code fragments. There are 2 code fragments for a single address *iff* the batch contains a successful contract deployment to said address. In that case |N|T switches (necessarily from 1 to 0). The first code fragment (with $|N|T \equiv 1$) corresponds to init code and the second code fragment (with $|N|T \equiv 0$) corresponds to the bytecode that was successfully deployed.

LOAD and **INIT** constraints

Recall that $\mathsf{LOAD} = 0$ iff we are loading the codehash and codesize only. In all other cases $\mathsf{LOAD} = 1$. This flag is address-constant (and thus fully-counter-constant). The INIT binary flag has $\mathsf{INIT} = 1$ iff the current code fragment is init code. This flag is code-fragment constant (and thus) fully-counter-constant.)

- 1. LOAD is an address-constant binary column;
- 2. INIT is a code-fragment-constant binary column;
- 3. Exit constraints:

$$\begin{array}{c} \text{LOAD}_{N-1} = 1 \text{ THEN} \end{array} \left\{ \begin{array}{c} \text{CT}_{N-1} = 15 \\ \text{AND} \quad \text{CYC}_{N-1} = 1 \\ \text{AND} \quad \text{PADDING_BIT}_{N-1} = 0 \end{array} \right.$$

4. We include here a constraint saying that within the IS_INITCODE can only jump from 1 to 0 within a given address (and not from 0 to 1.)

$$\left\{ \begin{array}{l} \mathsf{CT}_i = 15 \\ \mathsf{AND} \quad \mathsf{CYC}_i = 1 \\ \mathsf{AND} \quad \mathsf{Al}_{i+1} = \mathsf{Al}_i \end{array} \right. \quad \text{THEN} \quad \mathsf{INIT}_{i+1} \in \left\{ \mathsf{INIT}_i, \mathsf{INIT}_i - 1 \right\}$$

(This constraint is arithmetized by $(\mathsf{INIT}_{i+1} - \mathsf{INIT}_i) \cdot (\mathsf{INIT}_{i+1} - \mathsf{INIT}_i - 1) = 0$.) Since INIT_i is binary this means that under the previous circumstances INIT_i either remains constant for a given value of the address, or jumps once from 1 to 0.

Note. As will be explained below, ADDRESS_INDEX changes precisely when ADDR changes. The condition $AI_{i+1} = AI_i$ thus simply means that the address didn't change from line i to line i + 1.

СТ	CYC	PBCB	LACS hi	LACS ^{lo}
:	:	÷	:	:
0	0	b ₀	$0x b_0 b_1 b_2 \cdots b_{14} b_{15}$	$0x b_{16}b_{17}b_{18}\cdots b_{30}b_{31}$
1	0	b ₁	$0x b_1 b_2 b_3 \cdots b_{15} b_{16}$	$0x b_{17}b_{18}b_{19}\cdots b_{31} 0$
2	0	b_2	$0x b_2 b_3 b_4 \cdots b_{16} b_{17}$	$0x b_{18}b_{19}b_{20}\cdots 0 0$
	:			:
14	0	b ₁₄	$0x b_{14}b_{15}b_{16}\cdots b_{28}b_{29}$	0x b ₃₀ b ₃₁ 0··· 0 0
15	0	b ₁₅	$0x b_{15}b_{16}b_{17}\cdots b_{29}b_{30}$	0x b ₃₁ 0 0 · · · 0 0
0	1	b ₁₆	$0x b_{16}b_{17}b_{18}\cdots b_{30}b_{31}$	0x 0 0 0 0 0
1	1	b ₁₇	$0x b_{17}b_{18}b_{19}\cdots b_{31} 0$	0x 0 0 0 0 0
2	1	b ₁₈	$0x b_{18}b_{19}b_{20}\cdots 0 0$	0x 0 0 0 0 0
	:			:
14	1	b ₂₀	0x b ₃₀ b ₃₁ 0··· 0 0	0x 0 0 0 0 0
15	1	b ₃₁	0x b ₃₁ 0 0 ··· 0 0	0x 0 0 0 0 0
:	:	:	:	:

Figure 4.1: A full COUNTER-cycle's worth of LEFT_ALIGNED_CODESUFFIX_HIGH and LEFT_ALIGNED_CODESUFFIX_LOW.

Left shifted suffix constraints

The LACS^{hi} and LACS^{lo} columns are useful for dealing with CODECOPY and EXTCODECOPY instructions. Since these operations require one to load the bytecode into ROM we require

IF
$$LOAD_i = 0$$
 THEN $\left(LACS_i^{hi} = 0 \text{ AND } LACS_i^{lo} = 0\right)$.

The expected behaviour of these columns is represented in the table below: Bytecode is listed byte by byte. The bytecode of a given smartcontract (or init code) that finds itself in the ROM is comprised of consecutive full COUNTER-cycles of bytecode. This implies that bytecode may be padded with 0's to make its length a clean multiple of 32. The padding (if any) affects neither the CODESIZE nor the CODEHASH thanks to a binary column indicating padding rows. In other words: When we load code from some contract's bytecode using either CODECOPY or EXTCODECOPY, we first import a left shifted suffix of the beginning portion of the bytecode to copy. The remainder of the words that are copied from ROM to RAM are full words constituted of the bytes of a full-counter-cycle's worth of bytes. For both the special first "partial" import and the subsequent "full" imports we use these left shifted suffix columns

The constraints below apply when LOAD_i =

LACS lo constraints. —

1. IF
$$\mathsf{CYC}_i = 0$$
 THEN $\mathsf{LACS}^{\mathsf{lo}}_{i+1} = 256 \cdot \left(\mathsf{LACS}^{\mathsf{lo}}_i - 256^{15} \cdot \mathsf{PBCB}_{i+16}\right)$
2. IF $\mathsf{CYC}_i = 1$ THEN $\mathsf{LACS}^{\mathsf{lo}}_i = 0$

LACS hi constraints. —

1. IF
$$CYC_i = 0$$
 THEN $LACS_{i+1}^{hi} - PBCB_{i+17} = 256 \cdot (LACS_i^{hi} - 256^{15} \cdot PBCB_i)$

2. IF
$$CYC_i = 1$$
 THEN $LACS_i^{hi} = LACS_{i-16}^{lo}$

CSR and **PC** constraints

The program counter PC is local to a code fragment; it starts at 0 and increases by 1 with every byte in the code fragment (i.e. padded bytecode):

- 1. $PC_0 = 0$;
- 2. **IF** $CFI_{i+1} = CFI_i$ THEN $PC_{i+1} = 1 + PC_i$;
- 3. IF $CFI_{i+1} \neq CFI_i$ THEN $PC_{i+1} = 0$.

CODESIZE_REACHED equals 0 while the PC hasn't reached CODESIZE, at which point it equals 1 until the end of the current CFI.

- 1. CSR is a binary column;
- 2. $CSR_0 = 0$;
- 3. transition:

(a)
$$\mathbf{IF}\left(\mathsf{CFI}_{i+1} = \mathsf{CFI}_i\right)$$
 THEN

$$(\mathsf{CSR}_{i+1} - \mathsf{CSR}_i) \cdot (\mathsf{CSR}_{i+1} - \mathsf{CSR}_i - 1) = 0$$

i.e.
$$\mathsf{CSR}_{i+1} \in \left\{ \mathsf{CSR}_i, \mathsf{CSR}_i + 1 \right\}$$
 AND

$$\begin{cases} \mathbf{II} & 1 + \mathsf{PC}_{i+1} = \mathsf{CS}_{i+1} \text{ THEN } \mathsf{CSR}_{i+1} = \mathsf{CSR}_i + 1 \\ \mathbf{II} & 1 + \mathsf{PC}_{i+1} \neq \mathsf{CS}_{i+1} \text{ THEN } \mathsf{CSR}_{i+1} = \mathsf{CSR}_i \end{cases}$$

(PC starts at 0 while CS starts at 1)

(b)
$$\mathbf{IF}\left(\mathsf{CFI}_{i+1} \neq \mathsf{CFI}_i\right)$$
 THEN

i. IF LOAD_{i+1} = 0 THEN
$$CSR_{i+1} = 1$$

ii.
$$\mathbb{I}^{\mathbb{I}}$$
 LOAD $_{i+1} = 1$ THEN

A.
$$CS_{i+1} \neq 0$$

B. IF
$$CS_{i+1} = 1$$
 THEN $CSR_{i+1} = 1$

C. IF
$$CS_{i+1} \neq 1$$
 THEN $CSR_{i+1} = 0$

4. termination: **IF** LOAD_{N-1} = 1 **THEN** $CSR_{N-1} = 1$.

PADDING_BIT constraints

The PADDING_BIT column counts the remaining full COUNTER-cycles of zero paddings.

- 1. PAD is binary and fully-COUNTER-constant;
- 2. $PAD_0 = LOAD_0$

3. IF
$$CFI_{i+1} \neq CFI_i$$
 THEN $PAD_{i+1} = LOAD_{i+1}$

4. IF
$$\left(\mathsf{CT}_i = 15 \;\; \mathsf{AND} \;\; \mathsf{CYC}_i = 1 \right)$$
 then

(a) **W**
$$CSR_i = 0$$
 THEN $PAD_{i+1} = 1$;

(b) IF
$$\mathsf{CSR}_i = 1$$
 AND $\mathsf{PAD}_i = 1$ THEN $\mathsf{PAD}_{i+1} = 0$;

(c) IF
$$PAD_i = 0$$
 THEN $CFI_{i+1} = 1 + CFI_i$

5.
$$PAD_{N-1} = 0$$
.

At the beginning of every code fragment PAD is initialized to LOAD (i.e. to 1 if we are loading code and to 0 otherwise). If we are loading code into ROM, PAD remains constant equal to 1 for all full-COUNTER-cycles as long as CODESIZE wasn't reached. The first full-COUNTER-cycle that starts with the CODESIZE_REACHED flag set to 1 starts by decrementing PAD to 0. This is the (full) padding cycle; it ends with an imposed increment in CODE_FRAGMENT_INDEX.

This padding and these lengths of padding were chosen so that

- 1. there are always enough zeros following the end of the bytecode proper to construct correct push values (if needed);
- 2. constructing push values doesn't encroach on bytes from the next code fragment;
- 3. the PC column extends far enough so that $PC_i + PP_i + 1$ is in the PC range of the current code fragment and can (if need by) be imported in the MET directly from ROM.

It can happen that the program counter is set to a value much larger than $PC_i + 1 + 1, PC_i + 2 + 1, \dots, PC_i + 32 + 1$, e.g. if the program jumps to large value. These large jumps are recognized as such by the Main Execution Trace (by comparing the next PC to the code size).

IBC constraints

IS_BYTECODE equals 1 for bytes that are part of the bytecode and 0 for any bytes that are padding. IBC is essentially a shifted version of $1 - \mathsf{CSR}$.

- 1. IBC is a binary column;
- 2. initialization: $IBC_0 = LOAD_0$;
- 3. TO $CFI_{i+1} \neq CFI_i$ THEN $IBC_{i+1} = LOAD_{i+1}$;
- 4. IF $CFI_{i+1} = CFI_i$ THEN $IBC_{i+1} = 1 CSR_i$;
- 5. Due to padding IBC always terminates with 0:

$$IBC_{N-1} = 0.$$

6. IF
$$IBC_i = 0$$
 THEN $OPCODE_i = PBCB_i = 0$

PUSH_FUNNEL_BIT constraints

- 1. PFB is a binary column,
- 2. IF $IPD_i = 0$ THEN $PFB_i = 0$
- 3. IF $PPO_i = 16$ THEN $PFB_{i+1} = -1 + PFB_i$
- 4. If $\left(\mathsf{IPD}_i = 1 \;\; \mathsf{AND} \; \mathsf{PPO}_i = 0 \right)$ then $\mathsf{PFB}_i = 0$

In other words, PFB is a binary column that can only be = 1 for rows containing data carrying bytes. If PPO passes the threshold of 16 PFB is decremented; also when the push parameter is done being built PFB must be 0. Therefore, when building the push parameter PFB will start at 1 and go to 0 if PP > 16, otherwise PFB = 0 throughout.

4.1.5 Constraints related to PUSH instructions

The constraints below construct PUSH_VALUE for PUSH instructions.

- 1. W $CFI_{i+1} = CFI_i$ i.e. we remain within the same code fragment:
 - (a) Increment the program counter: $PC_{i+1} = PC_i + 1$
 - (b) IF $IS_PUSH_DATA_i = 0$, i.e. the current byte is not one that contributes to the value pushed onto stack by a PUSH instruction:
 - i. $OPCODE_i = PBCB_i$;
 - ii. If $IS_PUSH_INSTRUCTION_i = 1$ i.e. we are reading a push instruction (say PUSH_X) and the next X lines are data carrying bytes that will be aggregated into (the high and low part of) the value to push on stack
 - A. set IS_PUSH_DATA for the next instruction:

$$IS_PUSH_DATA_{i+1} = 1$$

B. PUSH_VALUE remains constant:

$$\begin{cases} \text{PUSH_VALUE}_{i+1}^{\text{hi}} = \text{PUSH_VALUE}_{i}^{\text{hi}} \\ \text{PUSH_VALUE}_{i+1}^{\text{lo}} = \text{PUSH_VALUE}_{i}^{\text{lo}} \end{cases}$$

C. initialize the PUSH value accumulators:

$$\begin{cases} \mathsf{PUSH_VALUE_ACC}_i^{\mathsf{hi}} = 0 \\ \mathsf{PUSH_VALUE_ACC}_i^{\mathsf{lo}} = 0 \end{cases}$$

D. Set the PUSH_PARAMETER_OFFSET to the PUSH_PARAMETER:

$$\left\{ \begin{array}{ll} {\sf PUSH_PARAMETER_OFFSET}_i &= {\sf PUSH_PARAMETER}_i \\ {\sf PUSH_PARAMETER_OFFSET}_{i+1} &= -1 + {\sf PUSH_PARAMETER}_i \end{array} \right.$$

iii. ${\tt NLSIDIE}$ IS_PUSH_INSTRUCTION $_i=0$ i.e. the current instruction is not a PUSH THEN

$$\begin{cases} \mathsf{PUSH_VALUE_HIGH}_i = 0 \\ \mathsf{PUSH_VALUE_LOW}_i = 0 \\ \mathsf{PUSH_VALUE_ACC_HIGH}_i = 0 \\ \mathsf{PUSH_VALUE_ACC_LOW}_i = 0 \\ \mathsf{PUSH_PARAMETER_OFFSET}_i = 0 \\ \mathsf{IS_PUSH_DATA}_{i+1} = 0 \end{cases}$$

In other words: there is nothing to push (and we don't need to construct the push value) and the following isn't a data carrying byte, i.e. a byte claimed by a PUSH instruction.

- (c) **ELSEW IS_PUSH_DATA** $_i = 1$ i.e. the current byte is a data carrying byte and contributes to a push value:
 - i. $OPCODE_i = INVALID$;
 - ii. Compute the current push value:

$$\begin{cases} \text{III } \mathsf{PFB}_i = 1 \\ \begin{cases} \mathsf{PVA}_i^\mathsf{hi} = 256 \cdot \mathsf{PVA}_{i-1}^\mathsf{hi} + \mathsf{PBCB}_i \\ \mathsf{PVA}_i^\mathsf{lo} = \mathsf{PVA}_{i-1}^\mathsf{lo} \end{cases} \\ \\ \mathsf{IIII } \mathsf{PFB}_i = 0 \\ \begin{cases} \mathsf{PVA}_i^\mathsf{hi} = \mathsf{PVA}_{i-1}^\mathsf{hi} \\ \mathsf{PVA}_i^\mathsf{lo} = 256 \cdot \mathsf{PVA}_{i-1}^\mathsf{lo} + \mathsf{PBCB}_i \end{cases} \end{cases}$$

- iii. IP PUSH_PARAMETER_OFFSET_i $\not=$ 0: there are still other elements to push on the stack:
 - A. decrement PPO: $PPO_{i+1} = PPO_i 1$;
 - B. the next byte is still a data carrying one: $IPD_{i+1} = 1$;
 - C. PUSH_VALUE remains constant:

$$\begin{cases} \mathsf{PV}_{i+1}^{\mathsf{hi}} = \mathsf{PV}_{i}^{\mathsf{hi}}, \\ \mathsf{PV}_{i+1}^{\mathsf{lo}} = \mathsf{PV}_{i}^{\mathsf{lo}}. \end{cases}$$

- iv. ELEMBE PUSH_PARAMETER_OFFSET $_i=0$: the current byte from the (padded) byte-code is the *final* byte contributing to the value that the push instruction may put on stack.
 - A. Unset the PUSH parameter flag $IPD_{i+1} = 0$.
 - B. Confirm the PUSH_VALUE:

$$egin{cases} \mathsf{PV}_i^\mathsf{hi} = \mathsf{PVA}_i^\mathsf{hi} \ \mathsf{PV}_i^\mathsf{lo} = \mathsf{PVA}_i^\mathsf{lo} \end{cases}$$

- C. The next value of the PUSH parameter is enforced by 1(b)iii and 1(b)ii.
- 2. IF $CFI_{i+1} \neq CFI_i$ THEN
 - (a) $IPD_{i+1} = 0$, i.e. the next bytecode can't start "mid-PUSH",
 - (b) $\mathsf{OPCODE}_{i+1} = \mathsf{PBCB}_{i+1};$

INST	PBCB	IPD	PP	PPO	PFB	PVA hi	PVA ^{lo}	PV ^{hi}	PV ^{lo}
							:		
				0	0		?		
PUSH18	0x 71	0	18	18	0	0x0	0x 0	0x ab	0x cd···qr
INV.	a	1	18	17	1	0x a	0x 0	0x ab	0x cd···qr
INV.	b	1	18	16	1	0x ab	0 x 0	0x ab	0x cd···qr
INV.	С	1	18	15	0	0x ab	0x c	0x ab	0x cd···qr
INV.	d	1	18	14	0	0x ab	0x cd	0x ab	0x cd···qr
				:	:		:		
INV.	q	1	18	1	0	0x ab	0x cd···q	0x ab	0x cd···qr
INV.	r	1	18	0	0	0x ab	0x cd···qr	0x ab	0x cd···qr
?	?	0	?	?	0	?	?	?	?
				:			:		

Figure 4.2: The set-up in action for a PUSH18 instruction.

4.1.6 Contract Address comparisons

Smart contract addresses are to be listed in ascending order. A given smart contract address may be associated with both an initcode and a deployed bytecode. We ask that in this case the deployed bytecode come after the initcode. In other words we ask that the rows be ordered according to lexicographic order on

In other words:

INST	PBCB	IPD	PP	PPO	PFB	PVA hi	PVA ^{lo}	PV ^{hi}	PV ^{lo}
			:						:
			?	0	0				?
PUSH4	0x 63	0	4	4	0	0x0	0 x 0	0x0	0x abcd
INV.	a	1	4	3	0	0 x 0	0x a	0 x 0	0x abcd
INV.	b	1	4	2	0	0 x 0	0x ab	0 x 0	0x abcd
INV.	С	1	4	1	0	0 x 0	0x abc	0 x 0	0x abcd
INV.	d	1	4	0	0	0 x 0	0x abcd	0 x 0	0x abcd
?	?	0	?	?	0	?	?	?	?
			:	:					:

Figure 4.3: The set-up in action for a PUSH4 instruction.

- We first order by address,
- 2. within a given address we first list (if present) the init code followed (if present) by the byte code put on chain,
- 3. within such a code fragment we order by program counter.

The Word Comparison module imports the columns (ADDRESS_INDEX, ADDR hi , ADDR ho) from the ROM. We check this ordering in Word Comparion module. Within a given address we first list code fragments with INIT = 1 followed by code fragments with INIT = 0, and within code fragments list lines with PC in ascending order. Both of these constraints are enforced in the ROM.

Chapter 5

Out of bounds

5.1 Columns

5.1.1 Purpose

The present document is a revised and expanded version of a previous (partial) specification of a zk-evm.

5.1.2 Column descriptions

We start out by listing the imported columns

- 1. ⟨OOB□⟩: imported column containing the module time stamp; counts the rare checks;
- 2. (REFS): imported column containing the relevant (i.e. instruction dependent) "reference size";
- 3. $\langle \mathsf{OFF}^{\mathsf{hi}} \rangle$ and $\langle \mathsf{OFF}^{\mathsf{lo}} \rangle$: imported columns containing the high and low part respectively of an "offset" column:
- 4. $\langle \mathsf{SIZE}^{\mathsf{hi}} \rangle$ and $\langle \mathsf{SIZE}^{\mathsf{lo}} \rangle$: imported columns containing the high and low part respectively of a "size" column;
- 5. (JOOB): imported binary column containing the jump out of bounds flag;
- 6. (CDL_OOB): imported binary column containing the call data load out of bounds flag;
- 7. (RETDCX): imported binary column containing the return data copy exception flag;
- 8. (MAXCSX): imported binary column containing the max code size exception flag;

Note that the $\langle \mathsf{JOOB} \rangle$, $\langle \mathsf{RETDCX} \rangle$, $\langle \mathsf{MAXCSX} \rangle$ flags are importe from the MET where they seemingly appear "out of thin air". They will be justified in the present module. We also import some decoded columns (out of sheer convenience)

9. $\langle {}^{\Diamond}JUMP \bowtie \rangle$, $\langle {}^{\Diamond}RDC \bowtie \rangle$, $\langle {}^{\Diamond}CDL \bowtie \rangle$, $\langle {}^{\Diamond}RETURN \bowtie \rangle$: imported binary flags that record which instruction the rare checks module is dealing with;

We introduce the module specific columns

10. RIDICULOUSLY_OOB: binary, $\langle OOB \square \rangle$ -constant column; indicates whether relevant offsets are ridiculously out of bounds, by which we mean that relevant "high parts" are nonzero; abbreviated to ROOB:

- 11. OOB: binary, (OOB)-constant column; indicates whether relevant offsets are out of bounds (but not necessarily ridiculously so);
- 12. COUNTER: counter column; counts up starting at 0 to either 0, 3 or 16;
- 13. BYTE_1: byte column;
- 14. ACC_1: accumulator column; accumulates the bytes from the previous column;

5.2 Heartbeat

The heartbeat is simple and resembles that of other modules. We define a column X to be $\langle OOB \square \rangle$ -constant if it satisfies

$$\forall i, \ \langle \mathsf{OOB} \square \rangle_{i+1} = \langle \mathsf{OOB} \square \rangle_i \implies \mathsf{X}_{i+1} = \mathsf{X}_i$$

The construction of the $OOB\square$ stamp in the MET and the selection process for the rows (with potentially nonzero values) which the present module imports enforce that *all imported columns of the present module are automatically* $\langle OOB\square \rangle$ -constant. We further ask that the following columns be $\langle OOB\square \rangle$ -constant:

- 1. OOB
- 2. ROOB

What follows are the heartbeat constraints.

1. $\langle \mathsf{OOB} \square \rangle_0 = 0$

4. IF $\langle OOB \square \rangle_i \neq 0$ THEN

2. IF $\langle OOB \square \rangle_i = 0$ THEN the entire i^{th} row vanishes;

(a) $\operatorname{W} \langle \mathsf{OOB} \square \rangle_i \neq \langle \mathsf{OOB} \square \rangle_{i-1}$ Then $\mathsf{CT}_i = 0$

3. $\forall i, \langle \mathsf{OOB} \square \rangle_{i+1} \in \{\langle \mathsf{OOB} \square \rangle_i, 1 + \langle \mathsf{OOB} \square \rangle_i\};$

In other words, $\langle OOB \square \rangle$ either remains constant or increases one by one.

```
(b) \text{ if } \mathsf{ROOB}_i = 1 \text{ THEN } \langle \mathsf{OOB} \square \rangle_{i+1} = 1 + \langle \mathsf{OOB} \square \rangle_i. (c) \text{ if } \mathsf{ROOB}_i = 0 \text{ and } \mathsf{OOB}_i = 1 \text{ THEN} i. \text{ if } \mathsf{CT}_i \neq \mathbf{16} \text{ THEN} \begin{cases} \langle \mathsf{OOB} \square \rangle_{i+1} = \langle \mathsf{OOB} \square \rangle_i \\ \mathsf{CT}_{i+1} = 1 + \mathsf{CT}_i \end{cases}
```

ii. IF
$$\mathsf{CT}_i = \mathbf{16}$$
 then
$$\left\{ \begin{array}{l} \langle \mathsf{OOB} \, \square \rangle_{i+1} = 1 + \langle \mathsf{OOB} \, \square \rangle_i \\ \mathsf{CT}_{i+1} = 0 \end{array} \right.$$

$$(\mathrm{d}) \text{ if } \mathsf{ROOB}_i = 0 \text{ and } \mathsf{OOB}_i = 0 \text{ then}$$

$$\mathrm{i. \ if \ } \mathsf{CT}_i \neq \mathbf{3} \text{ then}$$

$$\left\{ \begin{array}{l} \langle \mathsf{OOB} \square \rangle_{i+1} = \langle \mathsf{OOB} \square \rangle_i \\ \mathsf{CT}_{i+1} = 1 + \mathsf{CT}_i \end{array} \right.$$

$$\mathrm{ii. \ ii. \ } \mathsf{CT}_i = \mathbf{3} \text{ then}$$

$$\left\{ \begin{array}{l} \langle \mathsf{OOB} \square \rangle_{i+1} = 1 + \langle \mathsf{OOB} \square \rangle_i \\ \mathsf{CT}_{i+1} = 0 \end{array} \right.$$

In other words there are three scenarios from the point of view of the heartbeat:

- 1. relevant offsets may be ridiculously out of bounds, i.e. ROOB = 1: in this case the present module knows how to produce the correct result in a single line of execution trace;
- 2. relevant offsets aren't ridiculously out of bounds, i.e. ROOB = 0:
 - (a) offsets may still be out of bounds $(OOB_i = 1)$ but establishing this may require up to 17 many rows;
 - (b) offsets are within bounds ($OOB_i = 0$) and establishing this requires up to 4 many rows;

Note that we chose 4 (and thus 3 = 4 - 1 in the heartbeat) as a cut-off point due to the fact that "realistic" call data sizes and return data sizes are 4-byte integers. We give more details as to this decision in the memory expansion module. Note that in the "ROOB = 0, OOB_i = 1" case we find ourselves (like in the Memory Expansion Module) working on *sums* of limbs (minus another "small" limb), i.e. integers that (may) require $1 + 8 \cdot 16$ bits to represent whence the 16 = 17 - 1 in the heartbeat.

5.3 Constraints

5.3.1 Bytehood, byte decompositions, binary and ternary checks

We ask that BYTE_1 be a byte column. We ask that ACC_1 accumulate its bytes, i.e.

```
1. IF OOB \square_i \neq \text{OOB} \square_{i-1} THEN ACC \square_i = \text{BYTE} \square_i
```

2. IF OOB
$$\square_i = \text{OOB} \square_{i-1}$$
 THEN $ACC_1_i = 256 \cdot ACC_1_{i-1} + BYTE_1_i$.

The accumulator constructs a relatively small (1-byte, 4-byte or 17-byte) integer. This target integer will later be set to be the currently relevant "adjusted nonnegative difference". We ask that ROOB and OOB be binary columns.

5.3.2 CALLDATALOAD specific instructions

With CALLDATALOAD instructions we simply check whether the "(relative) offset" where the the evm starts reading the call data being loaded into the stack is \geq CALLDATA_SIZE. Indeed, the data carrying bytes of call data occupy, within that call data, the (relative) indices $\{0,1,\ldots,\mathsf{CDS}-1\}$.

ROOB	ООВ	
		the high part of the offset is nonzero
0	1	"offset \geq CALLDATA_SIZE"
0	0	"offset < CALLDATA_SIZE"

We list the constraints per se.

All constraints in this subsection assume
$$\langle {}^{\Diamond}\mathsf{CDL} | \Xi \rangle_i = 1$$

1. We compute $ROOB_i$:

$$\begin{cases} \mathbf{m} \ \langle \mathsf{OFF}^{\mathsf{hi}} \rangle_i \neq 0 \text{ THEN } \mathsf{ROOB}_i = 1 \\ \mathbf{m} \ \langle \mathsf{OFF}^{\mathsf{hi}} \rangle_i = 0 \text{ THEN } \mathsf{ROOB}_i = 0 \end{cases}$$

```
2. IF ROOB_i = 1 THEN \langle CDL\_OOB \rangle_i = 1;
```

Target constraint.

W
$$\mathsf{OOB}_i = 1$$
 then $\mathsf{CT}_i = \mathbf{16}$ then $\langle \mathsf{OFF}^{\mathsf{hi}} \rangle_i - \mathsf{REFS}_i = \mathsf{ACC}_1_i$ w $\mathsf{OOB}_i = 0$ then $\mathsf{CT}_i = \mathbf{3}$ then $\mathsf{REFS}_i - \langle \mathsf{OFF}^{\mathsf{hi}} \rangle_i - 1 = \mathsf{ACC}_1_i$

Flag constraint. $\langle CDL_OOB \rangle_i = OOB_i$;

5.3.3 RETURNDATACOPY specific instructions

With RETURNDATACOPY we must check whether "offset + size" excedes the return data size. For RETURNDATACOPY to fail (other than for gas related reasons) the instruction must access a byte beyond the provided return data. Valid indices of return data for the set $\{i \mid 0 \le i < \langle \mathsf{RDS} \rangle \}$. The slice of contiguous bytes of with initial index "offset" and size "size" covers the indices $\{i \mid \mathsf{offset} \le i < \mathsf{offset} + \mathsf{size} \}$. This interval is included in the previous one iff size $\le \langle \mathsf{RDS} \rangle$. The following table subsumes the situation. It applies to RETURNDATACOPY only:

ROOB	ООВ	
1		\iff the offset or the size high part is nonzero
0	1	\iff "offset + size > RDS"
0	0	\iff "offset + size \leq RDS"

We list the constraints per se.

All constraints in this subsection assume
$$\langle {}^{\Diamond}\mathsf{RDC} | \! \! \square \rangle_i = 1$$

1. We compute $ROOB_i$:

$$\begin{cases} \mathbf{u}^{\cdot} \langle \mathsf{OFF}^{\mathsf{hi}} \rangle_i \neq 0 \text{ then } \mathsf{ROOB}_i = 1 \\ \mathbf{u}^{\cdot} \langle \mathsf{SIZE}^{\mathsf{hi}} \rangle_i \neq 0 \text{ then } \mathsf{ROOB}_i = 1 \\ \mathbf{u}^{\cdot} \left(\langle \mathsf{OFF}^{\mathsf{hi}} \rangle_i = 0 \text{ and } \langle \mathsf{SIZE}^{\mathsf{hi}} \rangle_i = 0 \right) \text{ then } \mathsf{ROOB}_i = 0 \end{cases}$$

- 2. IF $ROOB_i = 1$ THEN $\langle RETDCX \rangle_i = 1$;
- 3. **IF** $ROOB_i = 0$:

Target constraint. We test whether "offset + size" excedes the return data size

(a) If
$$OOB_i=1$$
 then
$$(\langle \mathsf{OFF}^{\mathsf{lo}}\rangle_i + \langle \mathsf{SIZE}^{\mathsf{lo}}\rangle_i) - \mathsf{REFS}_i - 1 = \mathsf{ACC}_1_i$$
 (b) If $OOB_i=0$ then
$$(\langle \mathsf{OFF}^{\mathsf{lo}}\rangle_i + \langle \mathsf{SIZE}^{\mathsf{lo}}\rangle_i) = \mathsf{ACC}_1_i$$

Flag constraint. $\langle RETDCX \rangle_i = OOB_i$;

5.3.4 JUMP / JUMPI specific instructions

With JUMP / JUMPI instructions we must check whether "counter" excedes the code size. Recall that the "counter" (which aims to be the next value of the PC column) should point within the currently executing bytecode. Bytes within that bytecode are indexed starting from 0. (Potentially) valid indices are thus in the range $\{0, \ldots, \langle \mathsf{CODESIZE} \rangle - 1\}$. The following table applies to JUMP / JUMPI instructions only:

ROOB	ООВ		
1		\iff	the high part of the new counter is nonzero
0	1	\iff	"counter \geq CODESIZE"
0	0	\iff	"counter < CODESIZE"

We list the constraints per se.

All constraints in this subsection assume
$$\langle {}^{\diamondsuit}\mathsf{RDC} | \!\!\! \square \rangle_i = 1$$

1. We compute $ROOB_i$:

$$\begin{cases} \mathbf{ur} \ \langle \mathsf{OFF}^{\mathsf{hi}} \rangle_i \neq 0 \text{ then } \mathsf{ROOB}_i = 1 \\ \mathbf{ur} \ \langle \mathsf{OFF}^{\mathsf{hi}} \rangle_i = 0 \text{ then } \mathsf{ROOB}_i = 0 \end{cases}$$

- 2. IF ROOB_i = 1 THEN $\langle JOOB \rangle_i = 1$;
- 3. $\mathbb{P} \mathsf{ROOB}_i = 0$:

Target constraint.

IF $OOB_i = 1$ THEN

$$\mathsf{HF} \; \mathsf{CT}_i = \mathbf{16} \; \mathsf{THEN} \; \langle \mathsf{OFF}^{\mathsf{hi}} \rangle_i - \mathsf{REFS}_i = \mathsf{ACC}_{\mathbf{1}_i}$$

IF $OOB_i = 0$ THEN

F
$$\mathsf{CT}_i = \mathbf{3}$$
 THEN $\mathsf{REFS}_i - \langle \mathsf{OFF}^\mathsf{hi}
angle_i - 1 = \mathsf{ACC}_1_i$

Flag constraint. $\langle \mathsf{JOOB} \rangle_i = \mathsf{OOB}_i$;

5.3.5 RETURN specific instructions

With RETURN in a deployment context (i.e. CTYPE = 1) we must check whether the size of the RETURN instruction excedes the maximum code size of 0x6000 = 24576. For RETURN to fail (other than for gas related reasons) we must have size > 24576.

ROOB	ООВ		
1		\iff	the offset (or size) high part is nonzero
0	1	\iff	"size > 24576 "
0	0	\iff	"size ≤ 24576 "

We list the constraints per se.

1. We compute $ROOB_i$:

$$\begin{cases} \mathbf{w} \ \langle \mathsf{SIZE}^{\mathsf{hi}} \rangle_i \neq 0 \text{ then } \mathsf{ROOB}_i = 1 \\ \mathbf{w} \ \langle \mathsf{SIZE}^{\mathsf{hi}} \rangle_i = 0 \text{ then } \mathsf{ROOB}_i = 0 \end{cases}$$

```
2. IF ROOB_i = 1 THEN \langle MAXCSX \rangle_i = 1;
```

3. **IF**
$$ROOB_i = 0$$
:

Target constraint. We test whether "size" excedes the return data size

(a) IF
$$OOB_i = 1$$
 THEN

W
$$\mathsf{CT}_i = \mathbf{16} \; \mathsf{THEN} \; \left(\langle \mathsf{SIZE}^{\mathsf{lo}}
angle_i \right) - \mathsf{REFS}_i - 1 = \mathsf{ACC}_1_i$$

(b) IF
$$OOB_i = 0$$
 THEN

W
$$\mathsf{CT}_i = \mathbf{3}$$
 THEN $\mathsf{REFS}_i - \langle \mathsf{SIZE^{lo}} \rangle_i = \mathsf{ACC_1}_i$

Flag constraint. $\langle MAXCSX \rangle_i = OOB_i$;

Chapter 6

Memory expansion

6.1 Memory expansion module

6.1.1 Introduction

The purpose of the memory expansion module is

- to update, when appropriate, the current context's MEMORY_SIZE_IN_BYTES (i.e. MSIZE);
- to verify $\langle \Delta MEMORY_EXPANSION_COST \rangle$ (i.e. $\langle \Delta MXC \rangle$) associated with memory expanding operations;
- to recognize grossly out of bounds memory operations and to verify (MEMORY_EXPANSION_EXCEPTION) (i.e. $\langle MXX \rangle$).

If we're being precise, this module *verifies* the claimed $\Delta \mathsf{MXC}$ gas which it imports from the central trace as $\langle \Delta \mathsf{MXC} \rangle$.

The memory expansion module is triggered by those instructions that raise the (instruction decoded) memory expansion flag $^{\Diamond}$ MEMORY_EXPANSION_FLAG (i.e. $^{\Diamond}$ MXF). The Hub keeps a tally of the number of (potentially) memory expanding operations: the MX \Box column. This stamp grows by 1 with every (potentially) memory expanding operation. In essence it satisfies MX $\Box_{i+1} = MX\Box_{i+1} + {^{\Diamond}}MXF_{i+1}{^{\dagger}}$. The present module imports it under $\langle MX\Box \rangle$. Its import is required as the order of operations is important in assessing an instruction's memory expansion cost.

(Potentially) memory expanding operations are split into three broad **memory expansion types**². An instruction's $^{\Diamond}$ MEMORY_EXPANSION_TYPE (i.e. $^{\Diamond}$ MXT) is instruction decoded in the main execution trace. The present module imports the memory expansion type $^{\Diamond}$ MXT $^{\Diamond}$ along with relevant values from the stack (i.e. four stack values). The zk-evm considers MSIZE a **type 0 instruction** (the only of its kind.) **Type 1a and 1b instructions** are those instructions whose memory expansion cost depends purely on an *offset* i.e. instructions with an implicit *size* parameter (32 for **type 1a** and 1 for **type 1b** depending on the instruction):

```
    MLOAD (type 1a);
    MSTORE8 (type 1b).
    MSTORE (type 1a);
```

Type 2 instructions compute memory expansion in terms on a single offset and size:

¹This is slightly simplified as the Hub needs to distinguish between instructions with $^{\Diamond}$ TWO_LINE_INSTRUCTION = 1 and those with $^{\Diamond}$ TWO_LINE_INSTRUCTION = 0.

²Five types in practice.

```
    CREATE;
    CREATE;
    CODECOPY;
    RETURN;
    REVERT;
    CALLDATACOPY;
    LOGO-LOG4;
    RETURNDATACOPY.
```

Type 3 instructions are CALL-type instruction. These compute memory expansion in terms on two sets of offset and size parameters: (a) the offset and size defining call data (b) the offset and size defining the memory segment where the callee might write (part of) its return data. The zk-evm needs to determine the maximum value memory expansion cost between the two. The relevant instructions are

```
    CALL;
    CALLCODE;
    DELEGATECALL.
```

The present module deals with memory expansion uniformly. To that effect it first recognizes trivial cases: either when offsets or sizes are far too large or when no memory expansion can happen since relevant sizes are zero (NOOP = 1). In case offsets and sizes satisfy both requirements it produces the maximal offset(s) that may be written to or read from. If there are two sets of offsets

The reason memory expansion is its own module is that its internal clock (its "heartbeat") is distinct from that of the stack, that of the RAM pre-processor and that of the RAM data processor. Indeed, gas computations are done ahead of instruction execution. As such some instructions may trigger the memory expansion module only to later be filtered out (for causing an OOG exception) and thus never making it to the RAM offset processor (let alone the data processor.)

6.1.2 Columns

The following columns determine the heartbeat of the module:

- 1. $\langle MEMORY_EXPANSION_STAMP \rangle$: imported column; abbreviated to $\langle MX \square \rangle$;
- 2. $\langle {}^{\Diamond}MEMORY_EXPANSION_TYPE \rangle$: imported column: contains the memory expansion type of the instruction which triggered the memory expansion module; abbreviated to $\langle {}^{\Diamond}MXT \rangle$;
- 3. (MEMORY_EXPANSION_EXCEPTION): imported binary column; indicates whether both maximal offsets fit into 4 bytes or not; abbreviated to (MXX);
- 4. RIDICULOUSLY_OUT_OF_BOUNDS: counter-constant binary column indicating whether an offset or a size is ridiculously out of bounds; abbreviated to ROOB;
- 5. NOOP: counter-constant binary column; lights up if relevant size(s) are zero (i.e. the underlying instruction is a no-op from the point of view of memory expansion and that alone);
- 6. COUNTER: counter column; grows monotonically and resets to 0 with every new instruction; abbreviated to CT;

The COUNTER column counts either from 0 to 3 or from 0 to 16. Which of the two is the cut-off point depends on whether the maximal offset fits into 4 bytes ($\langle MXX \rangle = 0$) or not ($\langle MXX \rangle = 1$). Maximal offsets are defined as sums of two 16 byte integers and as such may overflow 16 bytes. Computing their byte decomposition may thus require 17 bytes. This explains CT's threshold at 16 rather than the 15 = 16 - 1 found in other modules. Imported columns are surrounded by $\langle \cdots \rangle$.

7. $\langle \mathsf{CN} \rangle$: imported column; contains the execution context number currently executing an instruction raising the memory expansion flag;

Its only purpose is in

- 8. $\langle {}_{1}VAL^{hi} \rangle$, $\langle {}_{1}VAL^{lo} \rangle$: import of (the high and low part of) the first stack value;
- 9. $\langle {}_{2}\mathsf{VAL}^{\mathsf{hi}}\rangle$, $\langle {}_{2}\mathsf{VAL}^{\mathsf{lo}}\rangle$: same, mutatis mutandis;
- 10. $\langle {}_{3}VAL^{hi} \rangle$, $\langle {}_{3}VAL^{lo} \rangle$: same, mutatis mutandis;
- 11. $\langle {}_{4}VAL^{hi} \rangle$, $\langle {}_{4}VAL^{lo} \rangle$: same, mutatis mutandis;
- 12. BYTE_0,...,BYTE_8: byte columns;
- 13. ACC_0,..., ACC_6: accumulator columns;

The first byte columns BYTE_0,...,BYTE_6 provide the bytes accumulated in ACC_0,...,ACC_6. The byte columns BYTE_7, BYTE_8 provide auxiliary bytes that are used, for instance, to *complete* byte decompositions of *medium-sized* numbers (i.e. 6-byte integers) that may appear in calculations.

- 14. MSIZE: counter-constant column; contains the size of active memory in bytes (counting continuously from position 0) before excution of the current instruction; though imported, its value is only justified here;
- 15. MSIZE^{ν} : counter-constant column; may contain the size of active memory in bytes (counting continuously from position 0) after excution of the current instruction;
- 16. MEMORY_EXPANSION_COST: counter-constant column; cotains the currently valid value of " $C_{\text{mem}}(a)$ "; abbreviated to MXC;
- 17. MEMORY_EXPANSION_COST $^{\nu}$: counter-constant column; either retains the value MXC if no memory expansion took place or, if memory expansion did occur, stores the updated value of MXC; abbreviated to MXC $^{\nu}$;
- 18. $\langle \Delta MEMORY_EXPANSION_COST \rangle$: imported column containing the claimed gas expansion cost; abbreviated to $\langle \Delta MXC \rangle$;
- 19. (SIZE_IN_EVM_WORDS): imported column; for instructions of type 2 that are in bounds contains [SIZE/32]; abbreviated to (SEVMW);

The claimed gas expansion cost is verified in the present module as $\langle \Delta MXC \rangle = MXC^{\nu} - MXC$.

- 20. COMP: binary counter-constant column; equals 1 iff LAST_OFFSET¹ \geq LAST_OFFSET²; comes into play only for memory expanding instructions involving two offsets;
- 21. $\mathsf{MAX_OFFSET}^1 \geqslant \mathsf{when} \ \mathsf{both} \ \mathit{are} \ \mathit{in} \ \mathit{bounds};$
- 22. MEMORY_EXPANSION_EVENT: given ROOB = NOOP = 0, indicates whether MAX_OFFSET > MSIZE and thus whether the current instruction *may* incur memory expansion cost; abbreviated to MXF:

$$C_{\text{mem}}(a) = G_{\text{mem}} \cdot a + \left| \frac{a^2}{512} \right|$$

where a is the current number of evm words in memory.

³Notation taken from the Ethereum Yellow Paper [7]:

6.1.3 Offset bounds

Touching (i.e. reading or writing) the byte at offset OFFSET in memory may incur a gas cost on top of the intrinsic gas cost of the instruction. This extra **memory expansion cost** applies whenever the offset is greater than any other offset previously touched, or more precisely: when the byte belongs to slice of 32 consecutive bytes with word offset $a = \lceil (\text{OFFSET} + 1)/32 \rceil$ greater than that of any previously accessed byte.

OFFSET	0	1		31	32	33		63	64	65		95	
word offset	a=1			a=2				a=3					

The memory expansion module has a notion of **smallness**: small integers are 4-byte integers. Whenever an **offset** + size excedes this threshold (given that $size \neq 0$) the memory expansion module "gives up" on the instruction and raises the $\langle MXX \rangle$ -flag. We further refer the reader to the following paragraph from the Ethereum Yellow Paper [7]

[The] total fee for memory-usage payable is proportional to smallest multiple of 32 bytes that are required such that all memory indices [...] are included in the range [...] Due to this fee it is highly unlikely addresses will ever go above 32-bit bounds. That said, implementations must be able to manage this eventuality.

The memory expansion cost for a byte offset OFFSET $\geq 256^4$ is, setting and $G_{\text{memory}} = 3$

$$\geq G_{\text{memory}} \cdot a + \lfloor a^2/512 \rfloor \approx 35 \text{ TGas}$$

When a (potentially) memory expanding instruction has its largest offset(s) "within bounds" and isn't a noop, the memory expansion module sets the *two* last touched offsets as LAST_OFFSET¹ = OFFSET₁ + (SIZE₁ - 1) and LAST_OFFSET² = OFFSET₂ + (SIZE₂ - 1). If the memory expansion type $\langle {}^{\diamondsuit}\mathsf{MXT} \rangle$ requires only one offset the second one is instead set to 0; if a size parameter is zero then the associated LAST_OFFSET is also set to 0. With all these parameters in place the first task of the present module is to determine the maximum of the two:

$$\mathsf{MAX_OFFSET} = \max \left\{ \mathsf{LAST_OFFSET}^1, \mathsf{LAST_OFFSET}^2 \right\}$$

It then compares MAX_OFFSET to MSIZE. If MAX_OFFSET \leq MSIZE its work is essentially done as no memory expansion is triggered. Otherwise, if MAX_OFFSET > MSIZE it computes [MAX_OFFSET/32] which it does by establishing the following variation on the euclidean division

$$MAX_OFFSET + 1 = 32 \cdot q - r \tag{\clubsuit}$$

with $r \in \{0, 1, ... 31\}$. In the arithmetization, $q = ACC_5$. The next step is to compute the quadratic part of the memory expansion cost which requires determining the euclidean division of q by 512:

$$\left\{ \begin{array}{lll} {\bf q}^2 & = & 512 \cdot {\bf q}' + {\bf r}', & 0 \le {\bf r}' < 512, \\ {\bf r}' & = & 256 \cdot \epsilon + {\bf b}, & \epsilon \in \{0,1\}, \ 0 \le {\bf b} < 256, \end{array} \right.$$

In the arithmetization $q' = ACC_6$.

Given the smallness bounds on MAX_OFFSET $< 2 \cdot 256^4 = 2^{32+1}$, we see that

- 1. q can be of the order of magnitude of $\approx 2^{27}$ and defines a 4-byte integer
- 2. g' can be of the order of magnitude of $\approx 2^{45}$ and defines a (4+2)-byte integer

The memory expansion cost is therefore, with $G_{\text{mem}} = 3$:

$$C_{ ext{mem}} = G_{ ext{memory}} \cdot \mathsf{q} + \mathsf{q}'$$

6.2 General constraints

6.2.1 Heartbeat

The columns $\langle MX\Box \rangle$, $\langle {}^{\Diamond}MXT \rangle$, $\langle MXX \rangle$, ROOB, NOOP and CT define the heartbeat of the memory expansion module. Here are the constraints they satisfy:

- 1. $\langle \mathsf{MX} \square \rangle_0 = 0$;
- 2. $\langle \mathsf{MX} \square \rangle$ is nondecreasing, i.e. $\forall i, \langle \mathsf{MX} \square \rangle_{i+1} \in \{\langle \mathsf{MX} \square \rangle_i, 1 + \langle \mathsf{MX} \square \rangle_i\}$;
- 3. IF $\langle MX \square \rangle_i = 0$ THEN the whole row is null;
- 4. IF $\langle \mathsf{MX} \square \rangle_{i+1} \neq \langle \mathsf{MX} \square \rangle_i$ THEN $\mathsf{CT}_{i+1} = 0$;
- 5. IF $(\langle MX \square \rangle_i \neq 0 \text{ AND } \langle {}^{\Diamond}MXT \rangle_i = memExpType0)$ THEN

$$\begin{cases} \mathsf{ROOB}_i &= 0 \\ \mathsf{NOOP}_i &= 1 \\ \langle \mathsf{MXX} \rangle_i &= 0 \\ \langle \mathsf{MX} \square \rangle_{i+1} &= 1 + \langle \mathsf{MX} \square \rangle_i \end{cases}$$

In other words, MSIZE instructions occupy a single line in the memory expansion module.

Nothing interesting happens if offsets are ridiculously out of bounds. The MEMORY_EXPANSION_EXCEPTION is automatically triggered.

6. If
$$\langle \mathsf{MX} \square \rangle_i \neq 0$$
 and $\mathsf{ROOB}_i = 1$ then
$$\begin{cases} \langle \mathsf{MXX} \rangle_i &= 1 \\ \langle \mathsf{MX} \square \rangle_{i+1} &= 1 + \langle \mathsf{MX} \square \rangle_i \end{cases}$$

Nothing interesting happens if none of the sizes are nonzero, i.e. if the instruction is a noop from the point of view of memory expansion.

7. IF
$$\Big(\langle \mathsf{MX}\square \rangle_i \neq 0 \ \ \mathsf{AND} \ \mathsf{ROOB}_i = 0 \ \ \mathsf{AND} \ \mathsf{NOOP}_i = 1\Big)$$
 then
$$\left\{ \begin{array}{l} \mathsf{CT}_i = 0 \\ \langle \mathsf{MXX} \rangle_i = 0 \\ \langle \mathsf{MX}\square \rangle_{i+1} = 1 + \langle \mathsf{MX}\square \rangle_i \end{array} \right.$$

The following case is the main case of interest: the zk-evm deals with a real instruction, i.e. $\langle \mathsf{MX} \Box \rangle \neq 0$, offsets aren't ridiculously out of bounds, i.e. $\mathsf{ROOB} = 0$, and some size is nonzero, i.e. $\mathsf{NOOP} = 0$.

8. If
$$(\langle \mathsf{MX} \square \rangle_i \neq 0 \ \mathsf{AND} \ \mathsf{ROOB}_i = 0 \ \mathsf{AND} \ \mathsf{NOOP}_i = 0)$$
 then
$$(a) \ \mathsf{if} \ \langle ^{\Diamond} \mathsf{MXT} \rangle \neq \mathsf{memExpType0} \ \mathsf{THEN}$$

$$i. \ \mathsf{if} \ \langle \mathsf{MXX} \rangle_i = 0 \ \mathsf{THEN}$$

$$A. \ \mathsf{if} \ \mathsf{CT}_i \neq 3 \ \mathsf{THEN}$$

$$\left\{ \begin{array}{l} \mathsf{CT}_{i+1} = 1 + \mathsf{CT}_i \\ \langle \mathsf{MX} \square \rangle_{i+1} = \langle \mathsf{MX} \square \rangle_i \\ \langle \mathsf{MXX} \rangle_{i+1} = \langle \mathsf{MXX} \rangle_i \end{array} \right.$$

$$B. \ \mathsf{if} \ \mathsf{CT}_i = 3 \ \mathsf{THEN} \ \langle \mathsf{MX} \square \rangle_{i+1} = 1 + \langle \mathsf{MX} \square \rangle_i$$

$$ii. \ \mathsf{if} \ \langle \mathsf{MXX} \rangle_i = 1 \ \mathsf{THEN}$$

A. If
$$\mathsf{CT}_i \neq \mathsf{16}$$
 THEN
$$\begin{cases} \mathsf{CT}_{i+1} = 1 + \mathsf{CT}_i \\ \langle \mathsf{MX} \square \rangle_{i+1} = \langle \mathsf{MX} \square \rangle_i \\ \langle \mathsf{MXX} \rangle_{\mathsf{CL}} = \langle \mathsf{MXX} \rangle_{\mathsf{CL}} \end{cases}$$

B. IF
$$CT_i = 16$$
 THEN $\langle MX \square \rangle_{i+1} = 1 + \langle MX \square \rangle_{i+1}$

9. IF
$$\left(\langle \mathsf{MX} \Box \rangle_N \neq 0 \ \ \mathsf{AND} \ \mathsf{ROOB}_N = 0 \right)$$
 then

- (a) $\mathbb{R}^{\langle \Diamond}MXT \rangle_i = \mathtt{memExpType0}$ there are no "end of the execution trace" constraints
- (b) $\mathbf{M} \langle {}^{\Diamond}\mathsf{MXT} \rangle_i \neq \mathsf{memExpType0}$ THEN

i. IF
$$\langle \mathsf{MXX} \rangle_N = 0$$
 THEN $\mathsf{CT}_N = 3$;

ii. IF
$$\langle \mathsf{MXX} \rangle_N = 1$$
 THEN $\mathsf{CT}_N = \mathbf{16}$.

In other words the module doesn't terminate mid instruction.

6.2.2 Counter constancy

We say that a column X is **counter-constant** if it satisfies

$$\forall i, \ \mathsf{CT}_i \neq 0 \implies \mathsf{X}_i = \mathsf{X}_{i-1}.$$

Note that $\langle \mathsf{MX} \square \rangle$ and $\langle \mathsf{MXX} \rangle$ are counter-constant by construction. Note that counter constancy of $\langle \mathsf{MX} \square \rangle$ implies counter constancy for *all* imported columns. The following columns are counterconstant:

1. COMP

4. $MSIZE^{\nu}$

2. MXE

5. MXC

3. MSIZE

6. MXC^{ν}

6.2.3 **ROOB** flag

The present section specifies the behaviour of the RIDICULOUSLY_OUT_OF_BOUNDS column (i.e. ROOB). Its behaviour depends on the memory expansion type of the instruction at hand.

- 1. IF $\langle \mathsf{MX} \square \rangle_i = 0$ THEN $\mathsf{ROOB}_i = 0$;
- 2. IF $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathtt{memExpType0}$ THEN $\mathsf{ROOB}_i = 0$;
- 3. If $(\langle {}^{\diamondsuit}\mathsf{MXT} \rangle_i = \mathtt{memExpType1a} \ \ \mathsf{OR} \ \langle {}^{\diamondsuit}\mathsf{MXT} \rangle_i = \mathtt{memExpType1b})$ Then

$$\left\{ \begin{array}{l} \mathbf{H}^{\epsilon} \langle {}_{1}\mathsf{VAL}^{\mathsf{h}i} \rangle_{i} \neq 0 \text{ THEN ROOB}_{i} = 1 \\ \mathbf{H}^{\epsilon} \langle {}_{1}\mathsf{VAL}^{\mathsf{h}i} \rangle_{i} = 0 \text{ THEN ROOB}_{i} = 0 \end{array} \right.$$

4. If $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType2}$ THEN

$$\mathsf{ROOB}_i = 1 \iff \left\{ \begin{array}{l} \langle \, _3\mathsf{VAL}^\mathsf{hi} \rangle_i \neq 0 \\ \\ \mathsf{OR} \\ \left(\langle \, _1\mathsf{VAL}^\mathsf{hi} \rangle_i \neq 0 \ | \ _{\mathsf{AND}} \langle \, _3\mathsf{VAL}^\mathsf{lo} \rangle_i \neq 0 \right) \end{array} \right.$$

This translates to

$$\begin{cases} \text{ If } \mathsf{ROOB}_i = 1 \text{ THEN } \left(\langle {}_3\mathsf{VAL}^\mathsf{hi} \rangle_i \neq 0 \text{ or } \langle {}_1\mathsf{VAL}^\mathsf{hi} \rangle_i \cdot \langle {}_3\mathsf{VAL}^\mathsf{lo} \rangle_i \neq 0 \right) \\ \\ \text{If } \mathsf{ROOB}_i = 0 \text{ THEN } \begin{cases} \langle {}_3\mathsf{VAL}^\mathsf{hi} \rangle_i = 0 & \text{and} \\ \langle {}_1\mathsf{VAL}^\mathsf{hi} \rangle_i \cdot \langle {}_3\mathsf{VAL}^\mathsf{lo} \rangle_i = 0 \end{cases}$$

5. If $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType3}$ THEN

$$\mathsf{ROOB}_i = 1 \iff \left\{ \begin{array}{ll} \langle \, _3\mathsf{VAL}^\mathsf{hi}\rangle_i \neq 0 & \text{or} \\ \left(\langle \, _1\mathsf{VAL}^\mathsf{hi}\rangle_i \neq 0 & \text{and} \ \langle \, _3\mathsf{VAL}^\mathsf{lo}\rangle_i \neq 0 \right) & \text{or} \\ \langle \, _4\mathsf{VAL}^\mathsf{hi}\rangle_i \neq 0 & \text{or} \\ \left(\langle \, _2\mathsf{VAL}^\mathsf{hi}\rangle_i \neq 0 & \text{and} \ \langle \, _4\mathsf{VAL}^\mathsf{lo}\rangle_i \neq 0 \right) & \text{or} \end{array} \right.$$

In constraints this becomes

$$\begin{cases} \text{II } \mathsf{ROOB}_i = 1 \text{ THEN} \end{cases} \begin{cases} \langle {}_3\mathsf{VAL}^\mathsf{hi}\rangle_i \neq 0 & \text{or } \\ \langle {}_1\mathsf{VAL}^\mathsf{hi}\rangle_i \cdot \langle {}_3\mathsf{VAL}^\mathsf{lo}\rangle_i \neq 0 & \text{or } \\ \langle {}_4\mathsf{VAL}^\mathsf{hi}\rangle_i \neq 0 & \text{or } \\ \langle {}_2\mathsf{VAL}^\mathsf{hi}\rangle_i \cdot \langle {}_4\mathsf{VAL}^\mathsf{lo}\rangle_i \neq 0 \end{cases} \\ \text{or } \begin{cases} \langle {}_3\mathsf{VAL}^\mathsf{hi}\rangle_i = 0 & \text{and } \\ \langle {}_1\mathsf{VAL}^\mathsf{hi}\rangle_i \cdot \langle {}_3\mathsf{VAL}^\mathsf{lo}\rangle_i = 0 & \text{and } \\ \langle {}_4\mathsf{VAL}^\mathsf{hi}\rangle_i = 0 & \text{and } \\ \langle {}_4\mathsf{VAL}^\mathsf{hi}\rangle_i = 0 & \text{and } \\ \langle {}_2\mathsf{VAL}^\mathsf{hi}\rangle_i \cdot \langle {}_4\mathsf{VAL}^\mathsf{lo}\rangle_i = 0 \end{cases}$$

We provide some context. If $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType0}$ then the instruction is MSIZE which takes no size or offset arguments and can't provoke an out of bounds error. Thus $\mathsf{ROOB}_i = 0$ automatically. If $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType1a}$ or $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType1b}$ then the instruction is one of MLOAD, MSTORE, MSTORE8. It takes an offset $({}_1\mathsf{VAL})$ as its sole memory-expansion-relevant-argument. Offsets that are greater than 4 bytes may never occur because of gas related expenses, let alone offsets that occupy > 16 bytes (as witnessed by $\langle {}_1\mathsf{VAL}^\mathsf{hi} \rangle \neq 0$.) If $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType2}$ the instruction takes offset $({}_1\mathsf{VAL})$ and size $({}_3\mathsf{VAL})$ arguments. For such an instruction to be ridiculously out of bounds either its size parameter has to be huge (as witnessed by ${}_3\mathsf{VAL}^\mathsf{hi} \neq 0$) or its offset parameter has to be huge and its size parameter nonzero (as witnessed by ${}_1\mathsf{VAL}^\mathsf{hi} \neq 0$ and ${}_3\mathsf{VAL} \neq 0$.) The case $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType3}$ is entirely analoguous to $\mathsf{memExpType2}$ except that there are two (offset, size) pairs to consider.

6.2.4 NOOP flag

The present section computes the NOOP flag. Its definition is simple: a noop from the point of view of memory expansion happens precisely when all relevant size parameters are zero. No-op dependent constraints are subordinate to $\mathsf{ROOB} = 0$, in other words: the value of NOOP matters only when $\mathsf{ROOB} = 0$. As such the zk-evm focuses on the low part of the size parameter(s). The "no-operation" check could be handled in the main execution trace, but for simplicity it is handled in the present module.

1. IF
$$\langle \mathsf{MX} \square \rangle_i = 0$$
 THEN $\mathsf{NOOP}_i = 0$

2. IF
$$\langle \mathsf{MX} \square \rangle_i \neq 0$$
 THEN

⁴Note that this condition is redundant: it was already imposed in the heartbeat section 13.2.1

```
(a) If \mathsf{ROOB}_i = 1 then \mathsf{NOOP}_i = 1

(b) If \mathsf{ROOB}_i = 0 then

i. If \langle ^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType0} then \mathsf{NOOP}_i = 1

ii. If \langle ^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType1a} then \mathsf{NOOP}_i = 0

iii. If \langle ^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType1b} then \mathsf{NOOP}_i = 0

iv. If \langle ^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType2} then

\left\{ \begin{array}{c} \mathsf{If} \ \langle \,_3\mathsf{VAL}^{\mathsf{lo}} \rangle_i = 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 1 \\ \mathsf{If} \ \langle \,_3\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \end{array} \right.

v. If \langle ^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType3} then \mathsf{NOOP}_i = 0

\left\{ \begin{array}{c} \mathsf{If} \ \left( \langle \,_3\mathsf{VAL}^{\mathsf{lo}} \rangle_i = 0 \ \mathsf{AND} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i = 0 \right) \ \mathsf{THEN} \ \mathsf{NOOP}_i = 1 \\ \mathsf{If} \ \langle \,_3\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i \neq 0 \ \mathsf{THEN} \ \mathsf{NOOP}_i = 0 \\ \mathsf{If} \ \langle \,_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i = 0 \ \mathsf{If} \ \mathsf{I
```

We further settle the expected behaviour in case of a (from the point of view of the memory expansion module) noop. No memory expansion happens, memory size remains the same. The associated constraints are thus:

$$1. \text{ If } \mathsf{NOOP}_i = 1 \text{ then}$$

$$\begin{cases} \langle \Delta \mathsf{MXC} \rangle_i &= 0 \\ \mathsf{MSIZE}_i^{\nu} &= \mathsf{MSIZE}_i \\ \mathsf{MXC}_i^{\nu} &= \mathsf{MXC}_i \end{cases}$$

$$\text{If } \langle ^{\diamondsuit} \mathsf{MXT} \rangle_i = \mathsf{memExpType0 then} \begin{cases} \langle _4 \mathsf{VAL}^{\mathsf{hi}} \rangle_i = 0 \\ \langle _4 \mathsf{VAL}^{\mathsf{lo}} \rangle_i = \mathsf{MSIZE}_i \end{cases}$$

Recall that \mathtt{MSIZE} is the only $\mathtt{type}\ \mathbf{0}$ instruction. The constraints in that case push the memory size onto the stack.

6.2.5 Byte decompositions

We impose the following constraints, for $k = 0, 2, \dots, 6$

```
1. If \mathsf{CT}_i = 0 then \mathsf{ACC\_k}_i = \mathsf{BYTE\_k}_i
2. If \mathsf{CT}_i \neq 0 then \mathsf{ACC\_k}_i = 256 \cdot \mathsf{ACC\_k}_{i-1} + \mathsf{BYTE\_k}_i
```

The byte columns BYTE_7 and BYTE_8 serve a different purpose: rather than partake in a classical byte decomposition, they are used to store auxiliary bytes. They only play a role in case ROOB = NOOP = 0. We further impose bytehood constraints in all 8 byte columns BYTE_0,...,BYTE_8.

6.3 Specialized constraints

6.3.1 Standing hypothesis

All constraints in section 6.3 and all its subsections assume $\langle \mathsf{MX} \square \rangle_i \neq 0, \mathsf{NOOP}_i = 0$ and $\mathsf{ROOB}_i = 0$

6.3.2 Max offsets

This section defines maximal offsets. We define a pair of maximal offsets (even in case the instruction requires only one offset, size pair). Definitions depend on the memory expansion type.

1. If $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathtt{memExpType1a}$

$$\left\{ \begin{array}{l} \mathsf{LAST_OFFSET}_i^1 = \langle\,_1\mathsf{VAL}^{\mathsf{lo}}\rangle_i + 31 \\ \mathsf{LAST_OFFSET}_i^2 = 0 \end{array} \right.$$

2. $\mathbf{W} \langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathtt{memExpType1b}$

$$\left\{ \begin{array}{l} \mathsf{LAST_OFFSET}_i^1 = \langle \ _1\mathsf{VAL}^{\mathsf{lo}}\rangle_i \\ \mathsf{LAST_OFFSET}_i^2 = 0 \end{array} \right.$$

 $3. \ igoplus \langle {}^{\diamondsuit}\mathsf{MXT}
angle_i = \mathtt{memExpType2}$

$$\left\{ \begin{array}{l} \mathsf{LAST_OFFSET}_i^1 = \langle \ _1\mathsf{VAL}^\mathsf{lo}\rangle_i + \langle \ _3\mathsf{VAL}^\mathsf{lo}\rangle_i - 1 \\ \mathsf{LAST_OFFSET}_i^2 = 0 \end{array} \right.$$

4. IF $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType3}$

$$\begin{cases} & \left\{ \begin{array}{l} \inf \left\langle {_3\mathsf{VAL^{lo}}} \right\rangle_i \neq 0 \text{ THEN LAST_OFFSET}_i^1 = \left\langle {_1\mathsf{VAL^{lo}}} \right\rangle_i + \left\langle {_3\mathsf{VAL^{lo}}} \right\rangle_i - 1 \\ \inf \left\langle {_3\mathsf{VAL^{lo}}} \right\rangle_i = 0 \text{ THEN LAST_OFFSET}_i^1 = 0 \\ \left\{ \inf \left\langle {_3\mathsf{VAL^{lo}}} \right\rangle_i \neq 0 \text{ THEN LAST_OFFSET}_i^2 = \left\langle {_2\mathsf{VAL^{lo}}} \right\rangle_i + \left\langle {_4\mathsf{VAL^{lo}}} \right\rangle_i - 1 \\ \inf \left\langle {_3\mathsf{VAL^{lo}}} \right\rangle_i = 0 \text{ THEN LAST_OFFSET}_i^2 = 0 \end{cases}$$

Let us clarify the preceding constraints. In the case where $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType2}$ the standing assumption $\mathsf{NOOP}_i = 0$ implies that $\langle {}_3\mathsf{VAL}^{\mathsf{lo}} \rangle_i \geq 1$. In the case where $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType3}$ it can happen that $\langle {}_1\mathsf{VAL}^{\mathsf{lo}} \rangle_i = \langle {}_3\mathsf{VAL}^{\mathsf{lo}} \rangle_i = 0$ or $\langle {}_2\mathsf{VAL}^{\mathsf{lo}} \rangle_i = \langle {}_4\mathsf{VAL}^{\mathsf{lo}} \rangle_i = 0$ (but, given our standing assumption that $\mathsf{NOOP}_i = 0$, not both.) To prevent having one LAST_OFFSET be equal to -1 we test for nullity of sizes.

The LAST_OFFSET² and LAST_OFFSET² thus produced are nonnegative and the sum of two 16 byte integers. They are thus 17 byte integers.

6.3.3 Offsets are out of bounds

This subsection is about justifying raising the $\langle MXX \rangle$ flag if one (at least) of the max offsets isn't a 4-byte integer.

1. If
$$\left(\langle \mathsf{MXX} \rangle_i = 1 \text{ and } \mathsf{CT}_i = \mathbf{16}\right)$$
 then
$$\left(\mathsf{LAST_OFFSET}_i^1 - 256^4 - \mathsf{ACC_1}_i\right) \cdot \left(\mathsf{LAST_OFFSET}_i^2 - 256^4 - \mathsf{ACC_2}_i\right) = 0.$$

in other words one of LAST_OFFSET¹ or LAST_OFFSET² is $\geq 256^4$

6.3.4 Offsets are in bounds

Preliminary computations

This section computes memory expansion in case both maximal offsets are in bounds. The first point is to establish this bound assertion. We then compare the two maximal offsets and store the greatest of the two in MAX_OFFSET.

All constraints in this subsection further assume that $\langle MXX \rangle_i = 0$ and $\mathsf{CT}_i = 3$.

1. The zk-evm computes, for instructions of $\langle {}^{\Diamond}\mathsf{MXT} \rangle_i = \mathsf{memExpType2}$ the number of evm-words $[\mathsf{size}/32]$ the data to hash or copy occupies:

$$\text{ $\| \ (^{\diamondsuit}\text{MXT})_i = \text{memExpType2 THEN} $ } \left\{ \begin{array}{l} \langle \, _3\text{VAL}^{\text{lo}} \rangle & = \ 32 \cdot \text{ACC_0}_i - \text{BYTE_7}_{i-2} \\ \text{BYTE_7}_{i-3} & = \ (256 - 32) + \text{BYTE_7}_{i-2} \end{array} \right.$$

Note that the bytehood constraint on BYTE_7 enforces BYTE_ $7_{i-2} \in \{0, 1, \dots, 31\}$.

2. The zk-evm confirms smallness of both $\mathsf{LAST}_\mathsf{OFFSET}^1$ and $\mathsf{LAST}_\mathsf{OFFSET}^2$:

$$\left\{ \begin{array}{l} \mathsf{ACC_1}_i = \ \mathsf{LAST_OFFSET}_i^1 \\ \mathsf{ACC_2}_i = \ \mathsf{LAST_OFFSET}_i^2 \end{array} \right.$$

In other words, LAST_OFFSET¹ and LAST_OFFSET² are both 4-byte integers;

3. The zk-evm compares LAST OFFSET¹ and LAST OFFSET²:

$$ACC_3_i = (LAST_OFFSET_i^1 - LAST_OFFSET_i^2) \cdot (2 \cdot COMP_i - 1) + (COMP_i - 1)$$

In other words:

$$\left\{ \begin{array}{ll} \mathsf{COMP} = 1 & \Longleftrightarrow & \mathsf{LAST_OFFSET}^1 \geq \mathsf{LAST_OFFSET}^2 \\ \mathsf{COMP} = 0 & \Longleftrightarrow & \mathsf{LAST_OFFSET}^1 < \mathsf{LAST_OFFSET}^2 \end{array} \right.$$

4. The zk-evm sets MAX_OFFSET; to be the maximum of the two max offsets:

$$\mathsf{MAX_OFFSET}_i = \mathsf{COMP}_i \cdot \mathsf{LAST_OFFSET}_i^1 + (1 - \mathsf{COMP}_i) \cdot \mathsf{LAST_OFFSET}_i^2$$

In other words,

$$\begin{cases} \text{ IN LAST_OFFSET}^1 \geq \text{LAST_OFFSET}^2 \text{ THEN MAX_OFFSET} = \text{LAST_OFFSET}^1 \\ \text{IN LAST_OFFSET}^1 < \text{LAST_OFFSET}^2 \text{ THEN MAX_OFFSET} = \text{LAST_OFFSET}^2 \end{cases}$$

5. The zk-evm decides whether memory expansion took place

$$ACC_4 = (MAX_OFFSET_i + 1 - MSIZE_i) \cdot (2 \cdot MXE_i - 1) - MXE_i$$

In other words,

$$\left\{ \begin{array}{l} \mathsf{MXE} = 1 \iff \mathsf{MAX_OFFSET} + 1 > \mathsf{MSIZE} \\ \mathsf{MXE} = 0 \iff \mathsf{MAX_OFFSET} + 1 \leq \mathsf{MSIZE} \end{array} \right.$$

6. Some parameters are updated

(a) IF $\mathsf{MXE}_i = 0$ THEN

$$\begin{cases} \mathsf{MSIZE}_i^{\nu} = \mathsf{MSIZE}_i, \\ \mathsf{MXC}_i^{\nu} = \mathsf{MXC}_i, \end{cases}$$

In other words: if no memory expansion took place then MSIZE and MXC don't change .

(b) IF $\mathsf{MXE}_i = 1$ THEN

$$\left\{ \begin{array}{ll} \mathsf{MSIZE}_i^\nu = \ \mathsf{MAX_OFFSET}_i + 1 \\ \mathsf{MXC}_i^\nu = \ \ldots \ \mathrm{next \ section \ \ldots} \end{array} \right.$$

in other words, if memory expansion took place then we update the memory size; the updated expansion cost will be computed in the following section.

Memory expansion cost update

All constraints in this subsection further assume that $\langle \mathsf{MXX} \rangle_i = 0, \mathsf{CT}_i = 3$ and $\mathsf{MXE}_i = 1$.

We compute the updated expansion cost. The following constraints apply $iff \ \mathsf{MXE} = 1$ in the current counter-cycle.

1. ACC_5 accumulates the bytes of [MSIZE_i^{ν}/32]:

$$\left\{ \begin{array}{l} \mathsf{MSIZE}_i^\nu = 32 \cdot \mathsf{ACC_5}_i - \mathsf{BYTE_7}_i \\ \mathsf{BYTE_7}_{i-1} = \mathsf{BYTE_7}_i + (256 - 32) \end{array} \right. \tag{1}$$

The bytehood constraint on BYTE_7 and (1) imply that $\mathbf{r} := \mathsf{BYTE}_7_i \in \{0, 1, \dots, 31\}$. This verifies eq. (4).

2. ACC_6 accumulates the first 4 bytes of the euclidean division of ACC_ 5_i^2 by 512:

$$\begin{cases} \text{ACC_5}_{i}^{2} &= 512 \cdot \left(\text{ACC_6}_{i} + 256^{4} \cdot \text{BYTE_8}_{i-2} + 256^{4+1} \cdot \text{BYTE_8}_{i-3} \right) \\ &+ 256 \cdot \text{BYTE_8}_{i-1} + \text{b} \end{cases}$$
 (\bigstar)

3. We settle MXC^{ν} :

$$\begin{array}{rcl} \mathsf{MXC}_i^\nu & = & G_{\mathrm{mem}} \cdot \mathsf{ACC_5}_i \\ & & + \mathsf{ACC_6}_i \\ & & + 256^4 \cdot \mathsf{BYTE_8}_{i-2} \\ & & + 256^{4+1} \cdot \mathsf{BYTE_8}_{i-3} \end{array}$$

4. verify the gas expansion cost:

$$\langle \Delta \mathsf{MXC} \rangle_i = \mathsf{MXC}_i^{\nu} - \mathsf{MXC}_i.$$

We provide some explanatory details regarding equations (\star) . What is being verified is the following

$$\begin{cases} \mathsf{ACC_5}_i^2 \ = \ 512 \cdot \mathsf{q'} + \mathsf{r'} & (4) \\ \mathsf{q'} & := \ \mathsf{ACC_6}_i + 256^4 \cdot \mathsf{b_4} + 256^{4+1} \cdot \mathsf{b_5} & (3) \\ \mathsf{r'} & := \ 256 \cdot \epsilon + \mathsf{b} & (2) \\ \epsilon \text{ is a bit i.e. } \epsilon^2 = \epsilon & (1) \\ \mathsf{b_4} & := \ \mathsf{BYTE_8}_{i-2} \\ \mathsf{b_5} & := \ \mathsf{BYTE_8}_{i-3} \\ \epsilon & := \ \mathsf{BYTE_8}_{i-1} \\ \mathsf{b} & := \ \mathsf{BYTE_8}_i \end{cases}$$

(1) verifies that $\epsilon := \mathsf{BYTE}_8_{i-1}$ is a bit; (2) verifies that $\mathbf{r}' \in \{0, 1, \dots, 511\}$; (3) verifies that \mathbf{q}' is a 6-byte integer; (4) verifies the euclidean division of $\mathsf{ACC}_5_i^2$ by 512; together they verify Eq. (\$\times\$).

6.4 Consistency constraints

We impose consistency constraints. Consider a row permutation $X \leadsto [X]^{\mathbf{x}}$ such that the rows of the following columns are listed in lexicographic order:

$$\left(\left[\langle \mathsf{CN} \rangle \right]^{\mathsf{x}}, \left[\langle \mathsf{MX} \square \rangle \right]^{\mathsf{x}} \right)$$

We write "a row permutation" since there may be some (inconsequential) ambiguity: the module can start with an arbitrary number of null rows. Otherwise the ordering is unique. This row permutation

groups together, in chronological order, all instructions raising the memory expansion flag executed within the same execution context. The constraints below thus impose coherence between values of MSIZE and MXC that may be separated (in the temporal execution trace) by memory expanding instructions in a descendant context.

1. IF
$$[\langle \mathsf{CN} \rangle]_i^{\mathsf{xt}} \neq 0$$
:

(a)
$$\mathbf{IF} [\langle \mathsf{CN} \rangle]_{i+1}^{\mathbf{x}} = [\langle \mathsf{CN} \rangle]_{i}^{\mathbf{x}}$$
 Then

$$\begin{cases} [\mathsf{MSIZE}]_{i+1}^{\mathbf{x}^{\mathbf{c}}} = [\mathsf{MSIZE}_{i}^{\nu}]^{\mathbf{x}^{\mathbf{c}}} \\ [\mathsf{MXC}]_{i+1}^{\mathbf{x}^{\mathbf{c}}} = [\mathsf{MXC}_{i}^{\nu}]^{\mathbf{x}^{\mathbf{c}}} \end{cases}$$

(b)
$$\operatorname{III} \left[\langle \mathsf{CN} \rangle \right]_{i+1}^{\mathsf{XC}} \neq \left[\langle \mathsf{CN} \rangle \right]_{i}^{\mathsf{XC}}$$
 then

$$\begin{cases} \left[\mathsf{MSIZE} \right]_{i+1}^{\mathsf{xc}} = 0 \\ \left[\mathsf{MXC} \right]_{i+1}^{\mathsf{xc}} = 0 \end{cases}$$

$\overline{\text{Chapter } 7}$

Gas

7.1 Purpose

7.1.1 Purpose

The present document is a revised and expanded version of a previous (partial) specification of a zk-evm.

7.1.2 Triggers

The gas module is triggered by both exceptions and (context switching) instructions. The instructions that always trigger a call to this module are:

1. STOP	4. SELFDESTRUCT	7. CALL	10. DELEGATECALL
2. RETURN	5. CREATE	8. CALLCODE	
3. REVERT	6. CREATE2	9. STATICCALL	

Furthermore, any exception triggers a call to the present module. Out of gas exception behave differently from other exceptions in this respect.

We define CALL-type instructions to be any instruction among CALL, CALLCODE, STATICCALL, DELEGATECALL. We define CREATE-type instructions to be CREATE and CREATE2 instructions.

7.2 Columns

7.2.1 Column descriptions

- 1. $\langle \mathsf{GAS}^{\omega} \rangle$: imported column containing the «old gas»; its value is computed in the Hub;
- 2. $\langle \mathsf{GAS}^{\kappa} \rangle$: imported column containing the «current gas»; its value is computed in the Hub;
- 3. $\langle \mathsf{GAS}^{\nu} \rangle$: imported column containing the «new gas»; its value is computed in the present module;
- 4. $\langle \mathsf{GAS}^{\varepsilon} \rangle$: imported column containing the «gas endowment»; its value is computed in the present module;

The old gas $\langle \mathsf{GAS}^{\omega} \rangle$ is the gas available before the instruction starts processing. The current gas $\langle \mathsf{GAS}^{\kappa} \rangle$ is the gas available after adding refunded gas (from successfully exiting a context or exiting via a REVERT instruction) and subtracting static gas costs and dynamic gas cost. Note that we define

dynamic gas cost as the sum of (a) memory expansion cost (b) linear costs for (b).(i) hashing (i.e. SHA3 and CREATE2) (b).(ii) copying (for RETURNDATACOPY, CALLDATACOPY, CODECOPY, EXTCODECOPY), (b).(iii) code deployment (for RETURN in a deployment context), (b).(iv) logging (for LOGO-LOG4 (c) dynamic costs for SLOAD and SSTORE (d) address access costs (e) account existence cost (f) value transfer cost (for CALLs and CREATEs.) Note that this excludes costs child context gas endowments. The **gas endowment** $\langle \mathsf{GAS}^{\varepsilon} \rangle$ is the part of the gas endowment gifted by a parent context to its descendant context spawned through a CREATE-type instruction or CALL-type instruction. The **new gas** $\langle \mathsf{GAS}^{\nu} \rangle$ is the gas available after processing the instruction. It is obtained as either the or the Note that $\langle \mathsf{GAS}^{\nu} \rangle$ **doesn't** include gas refunds which may take place when exiting an execution context.

- 5. ⟨ [♦]L_FLAG⟩: imported binary column;
- 6. $\langle {}^{\diamondsuit}\mathsf{CALL} | {}^{\bowtie} \rangle$: imported binary column; lights up precily for CALL-type instructions;

The instruction decoded $^{\Diamond}\mathsf{L}_{\mathsf{L}}\mathsf{FLAG}$ lights up precisely for instructions which require the evaluation of the L function on some inputs. Recall that the L function si defined as

$$L(x) = x - \lfloor x/64 \rfloor.$$

The instruction decoded [♦]CALL □ lights up precisely for CALL-type instructions, i.e. CALL, CALLCODE, DELEGATECALL, STATICCALL.

- 7. $\langle {}_{1}VAL^{hi} \rangle$, $\langle {}_{1}VAL^{lo} \rangle$: imported columns containing the high and low part of the first stack item;
- 8. (GENERAL_EXCEPTION): imported binary flag signaling whether an exception occurs at the current instruction;
- 9. (OOGX): imported binary flag signaling an out of gas exception;
- 10. (MXX): imported binary flag; signals whether memory expansion produced a gas cost so large it single handedly excedes 256⁴;
- 11. LARGE_BYTE_DECOMPOSITION_FLAG: binary flag that indicates whether a byte decomposition is required; abbreviated to LBDF;

The $\langle \mathsf{MXX} \rangle$ was justified in the memory expansion module. For CALL-type instructions $\langle \, _1 \mathsf{VAL} \rangle$ contains the gas parameter.

12. CT: counter column; counts either from 0 to 3 or from 0 to 5 depending on (OOGX);

7.3 Constraints

7.3.1 Heartbeat

The heartbeat of the gas module depends on the instruction at hand and on whether an out of gas exception occurred or not. We give more context. The zk-evm works under the assumption that the initial gas provided in the transaction is a 4-byte integer (i.e. ≤ 4.3 BGas.) An execution context's gas is continuously depleted as instructions pour in. The zk-evm raises the outOfGasExceptionFlag at row i iff

$$\mathsf{GAS}_i^{\omega} \geq 0$$
 and $\mathsf{GAS}_i^{\kappa} < 0$.

The largest amount of gas that can be subtracted from the old gas to obtain the current gas comes from memory expansion. If the memory expansion module raised the $\langle \mathsf{MXX} \rangle$ flag the memory expansion gas is so large as to require no further verification for the assertion $\mathsf{GAS}_i^\kappa < 0$; thus only $\mathsf{GAS}_i^\omega \geq 0$ needs to be proven. We impose the following constraints:

1. $\langle \mathsf{GAS} \square \rangle_0 = 0$; furthermore $\mathsf{W} \langle \mathsf{GAS} \square \rangle_i = 0$ THEN the whole row is null;

```
2. \langle \mathsf{GAS} \square \rangle is nondecreasing, i.e. \langle \mathsf{GAS} \square \rangle_{i+1} \in \{\langle \mathsf{GAS} \square \rangle_i, 1 + \langle \mathsf{GAS} \square \rangle_i \};
3. IF \langle \mathsf{GAS} \square \rangle_{i+1} \neq \langle \mathsf{GAS} \square \rangle_i THEN \mathsf{CT}_{i+1} = 0;
4. IF \langle MXX \rangle_i = 1 THEN \langle OUT_OF_GAS_EXCEPTION \rangle_i = 1, furthermore
      (a) IF CT_i \neq 3 THEN
                                                                    \begin{cases} \mathsf{CT}_{i+1} = 1 + \mathsf{CT}_i, \\ \langle \mathsf{GAS} \square \rangle_{i+1} = \langle \mathsf{GAS} \square \rangle_i, \end{cases}
      (b) IF CT_i = 3 THEN
                                                                   \begin{cases} \mathsf{CT}_{i+1} = 0, \\ \langle \mathsf{GAS} \square \rangle_{i+1} = 1 + \langle \mathsf{GAS} \square \rangle_{i}, \end{cases} 
5. IF \langle MXX \rangle_i = 0 THEN
       (a) II \langle OUT\_OF\_GAS\_EXCEPTION \rangle_i = 1:
                i. IF CT_i \neq 5 THEN CT_{i+1} = 1 + CT_i,
                ii. IF CT_i = 5 THEN CT_{i+1} = 0,
      (b) IF \langle \text{OUT\_OF\_GAS\_EXCEPTION} \rangle_i = 0:
                 i. IF LBDF_i = 1 THEN
                      A. IF CT_i \neq 15 THEN CT_{i+1} = 1 + CT_i,
                      B. IF CT_i = 15 THEN CT_{i+1} = 0,
                ii. IF LBDF_i = 0 THEN
                      A. IF CT_i \neq 3 THEN CT_{i+1} = 1 + CT_i,
                      B. IF CT_i = 3 THEN CT_{i+1} = 0.
```

We provide some details below:

- $\langle \mathsf{MXX} \rangle = 1$ if and only if the memory expansion module noticed that a size parameter of the present instuction is so large as to drive the memory expansion gas cost completely out of bounds. In this case the $\langle \mathsf{OUT_OF_GAS_EXCEPTION} \rangle$ exception is necessarily set and the gas module is only required to prove that the old gas $\langle \mathsf{GAS}^\omega \rangle$ is nonnegative. Given that the original transaction gas is a 4-byte integer and gas can only decrement, the old gas amount $\langle \mathsf{GAS}^\omega \rangle$ must be a (nonnegative) 4-byte integer.
- $\langle MXX \rangle = 0$ can mean several things.
 - − If $\langle \mathsf{OUT_OF_GAS_EXCEPTION} \rangle = 1$ then the zk-evm checks for $\langle \mathsf{GAS}^\omega \rangle \geq 0$ being a 4-byte integer and $\langle \mathsf{GAS}^\kappa \rangle < 0$: $\langle \mathsf{GAS}^\kappa \rangle$ is obtained in the main execution trace by subtracting static gas and dynamic gas from $\langle \mathsf{GAS}^\omega \rangle$ (and potentially adding refunded gas from a successful CALL-type instruction or CREATE-type instruction.) $\langle \mathsf{MXX} \rangle = 0$ implies that the dynamic gas cost is a 6-byte integer and thus $-\langle \mathsf{GAS}^\kappa \rangle > 0$ is one, too.
 - If $\langle \mathsf{OUT_OF_GAS_EXCEPTION} \rangle = 0$ there is no out of gas exception i.e. $\langle \mathsf{GAS}^\kappa \rangle$ must be a nonnegative 4 byte integer. The only case that requires inquiry is that of a CALL-type instruction whose gas parameter is large so that LARGE_BYTE_DECOMPOSITION_FLAG = 1 i.e. $\langle \ _1\mathsf{VAL}^\mathsf{hi} \rangle = 0$ and $\langle \ _1\mathsf{VAL}^\mathsf{lo} \rangle > L(\langle \mathsf{GAS}^\kappa \rangle)$. Establishing this inequality requires a 16-byte-decomposition.

Largeness of the gas parameter is defined as $\langle {}_{1}\mathsf{VAL}^\mathsf{hi}\rangle \neq 0$ or $\langle {}_{1}\mathsf{VAL}^\mathsf{lo}\rangle > L(\langle \mathsf{GAS}^\kappa\rangle)$. Note that whenever $\langle {}_{1}\mathsf{VAL}^\mathsf{hi}\rangle \neq 0$ the gas parameter is *very* large but establishing this requires no byte decomposition.

The constraints that follow are the usual constraints that impose that the last instruction is carried out to completion.

6. IF
$$\langle \mathsf{MXX} \rangle_N = 1$$
 THEN $\mathsf{CT}_N = 3$

- 7. IF $\langle \mathsf{MXX} \rangle_N = 0$ THEN
 - (a) IF $\langle \mathsf{OUT_OF_GAS_EXCEPTION} \rangle_N = 1$ THEN $\mathsf{CT}_N = \mathbf{5}$
 - (b) \P (OUT_OF_GAS_EXCEPTION) $_N=0$:

i. If
$$\left(\langle {}^\lozenge\mathsf{CALL} | \!\!\! hinspace \rangle_N = 1 \;\; \text{and} \; \mathsf{LBDF}_N = 1 \right)$$
 then $\mathsf{CT}_N = \mathbf{15}$

ii. III
$$\langle {}^{\diamondsuit}\mathsf{CALL} | {}^{\bowtie} \rangle_N = 0$$
 or $\left(\langle {}^{\diamondsuit}\mathsf{CALL} | {}^{\bowtie} \rangle_N = 1$ and $\mathsf{LBDF}_N = 0 \right)$ then $\mathsf{CT}_N = \mathbf{3}$

Note: the original formulation of the finalization constraints concluded with

1. ...

- 2. if $\langle OUT_OF_GAS_EXCEPTION \rangle_N = 0$:
 - (a) if $(\langle {}^{\diamondsuit}\mathsf{CALL} | {}^{\bowtie} \rangle_N = 1 \;\; \text{and} \;\; \mathsf{LBDF}_N = 1) \;\; \mathsf{then} \;\; \mathsf{CT}_N = \mathbf{15}$
 - (b) if \langle $^{\Diamond}$ CALL $\bowtie\rangle_N=0$ or $\left(\langle$ $^{\Diamond}$ CALL $\bowtie\rangle_N=1$ and LBDF $_N=0\right)$ then $\mathsf{CT}_N=3$

The present formulation is quicker and equivalent.

7.3.2 Constancy constraints

We say that a column X is $\langle GAS \square \rangle$ -constant if it satisfie

$$\langle \mathsf{GAS} \square \rangle_{i+1} = \langle \mathsf{GAS} \square \rangle_i \implies \mathsf{X}_{i+1} = \mathsf{X}_i.$$

Imported columns are automatically $\langle \mathsf{GAS} \square \rangle$ -constant. We further ask that LBDF be $\langle \mathsf{GAS} \square \rangle$ -constant.

7.3.3 Byte decompositions

We impose the following byte decomposition constraints.

- 1. **W** $\langle \mathsf{GAS} \square \rangle_{i+1} \neq \langle \mathsf{GAS} \square \rangle_i$ THEN $\mathsf{ACC}_{\mathsf{k}_{i+1}} = \mathsf{BYTE}_{\mathsf{k}_{i+1}}$
- 2. IF $\langle \mathsf{GAS} \square \rangle_{i+1} = \langle \mathsf{GAS} \square \rangle_i$ THEN $\mathsf{ACC}_{\mathsf{k}_{i+1}} = 256 \cdot \mathsf{ACC}_{\mathsf{k}_i} + \mathsf{BYTE}_{\mathsf{k}_{i+1}}$

These apply for k=1,2,3,4. We further impose by tehood constraints on BYTE_k, k=1,2,3,4,5.

7.3.4 The LARGE_BYTE_DECOMPOSITION_FLAG

The LARGE_BYTE_DECOMPOSITION_FLAG flag is set whenever a CALL-type instruction has a large gas parameter. Note that it intervenes only for CALL-type instructions with $\langle MXX \rangle = 0$. These are the associated constraints:

- 1. IF $\langle {}^{\Diamond}\mathsf{CALL} | \mathbf{\Xi} \rangle_i = 0$ THEN $\mathsf{LBDF}_i = 0$;
- $2. \text{ IF } \left(\langle \, ^{\diamondsuit} \mathsf{CALL} \, | \!\!\! \square \rangle_i = 1 \quad \text{and} \ \langle \, _1 \mathsf{VAL}^{\mathsf{hi}} \rangle_i \neq 0 \right) \text{ THEN } \mathsf{LBDF}_i = 0.$

$$\left\{ \begin{array}{l} \mathsf{LBDF}_i = 1 \iff \langle \, _1 \mathsf{VAL}^\mathsf{lo} \rangle_i \leq (\mathsf{maxGasAllowance}) \\ \mathsf{LBDF}_i = 0 \iff \langle \, _1 \mathsf{VAL}^\mathsf{lo} \rangle_i > (\mathsf{maxGasAllowance}) \end{array} \right.$$

With maxGasAllowance = $L(\langle \mathsf{GAS}^{\kappa} \rangle_i)$.

7.3.5 Target constraints

The target constraints reproduce the logic of the heartbeat.

1. IF $\langle \mathsf{MXX} \rangle_i = 1$ and $\mathsf{CT}_i = 3$ then

$$\langle \mathsf{GAS}^{\omega} \rangle_i = \mathsf{ACC} \mathbf{1}_i$$

This establishes that before executing the instruction the remaining gas was nonnegative.

2. IF $\langle \mathsf{MXX} \rangle_i = 0$ THEN

(a) III
$$\Big(\langle \mathsf{OUT_OF_GAS_EXCEPTION} \rangle_i = 1$$
 AND $\mathsf{CT}_i = 5\Big)$ THEN

$$\left\{ \begin{array}{rcl} \langle \mathsf{GAS}^\omega \rangle_i &=& \mathsf{ACC}_1_i \\ -\langle \mathsf{GAS}^\kappa \rangle_i + 1 &=& \mathsf{ACC}_2_i \end{array} \right.$$

This establishes that $\langle \mathsf{GAS}^{\omega} \rangle_i \geq 0$ and $\langle \mathsf{GAS}^{\kappa} \rangle_i < 0$

(b) \mathbf{w} (OUT_OF_GAS_EXCEPTION) $_i = 0$ THEN

i.
$$\mathsf{LBDF}_i = 0$$
 and $\mathsf{CT}_i = \mathbf{3}$ then

Α.

$$\begin{cases} \langle \mathsf{GAS}^{\omega} \rangle_i = \mathsf{ACC_1}_i \\ \langle \mathsf{GAS}^{\kappa} \rangle_i = \mathsf{ACC_2}_i \end{cases}$$

Note: the first target constraint is redundant.

B. IF
$$\langle {}^{\Diamond}L_{FLAG} \rangle_i = 1$$
 THEN

• the zk-evm computes $|\langle \mathsf{GAS}^{\kappa} \rangle_i / 64|$:

$$\begin{cases} \langle \mathsf{GAS}^{\kappa} \rangle_i &= 64 \cdot \mathsf{ACC}_3_i + \mathsf{BYTE}_5_i \\ \mathsf{BYTE}_5_{i-1} &= \mathsf{BYTE}_5_i + (256 - 64) \end{cases}$$

In other words, $ACC_3_i = \lfloor \langle \mathsf{GAS}^{\kappa} \rangle / 64 \rfloor$. The second constraint witnesses the fact that $\mathsf{BYTE}_5_i \in \{0,1,\ldots,63\}$ is the remainder.

• IF $\langle {}^{\Diamond}\mathsf{CALL} | \mathbf{\Xi} \rangle_i = 0$ THEN

$$\left\{ \begin{array}{l} \langle \mathsf{GAS}^{\varepsilon} \rangle_{i} = \langle \mathsf{GAS}^{\kappa} \rangle_{i} - \mathsf{ACC}_3_{i} \\ \langle \mathsf{GAS}^{\nu} \rangle_{i} = \mathsf{ACC}_3_{i} \end{array} \right.$$

 $\langle {}^{\Diamond}\mathsf{L}_\mathsf{FLAG} \rangle_i = 1$ and $\langle {}^{\Diamond}\mathsf{CALL} | \mathbf{\Xi} \rangle_i = 0$ corresponds to a CREATE/CREATE2 instruction. The above computes the (63/64)ths of the currently available gas $\langle \mathsf{GAS}^{\kappa} \rangle_i$ which are provided to the descendant context and the new gas balance of the current context (pre gas refund from exiting the descendant context).

• IF $\langle {}^{\Diamond}\mathsf{CALL} | \mathbf{\Xi} \rangle_i = 1$ THEN

$$\begin{cases} \text{ If } \langle \, _1\mathsf{VAL}^\mathsf{hi} \rangle_i = 0 \text{ then } \begin{cases} \langle \mathsf{GAS}^\kappa \rangle_i - \mathsf{ACC}_3_i - \langle \, _1\mathsf{VAL}^\mathsf{lo} \rangle_i = \mathsf{ACC}_4_i & (\star) \\ \langle \mathsf{GAS}^\varepsilon \rangle_i = \langle \, _1\mathsf{VAL}^\mathsf{lo} \rangle_i \\ \langle \mathsf{GAS}^\nu \rangle_i = \langle \mathsf{GAS}^\kappa \rangle_i - \langle \, _1\mathsf{VAL}^\mathsf{lo} \rangle_i \end{cases} \\ \begin{cases} \langle \mathsf{GAS}^\varepsilon \rangle_i = \langle \mathsf{GAS}^\kappa \rangle_i - \mathsf{ACC}_3_i \\ \langle \mathsf{GAS}^\nu \rangle_i = \mathsf{ACC}_3_i \end{cases}$$

 $\langle {}^{\Diamond}\mathsf{L}_{\mathsf{FLAG}} \rangle_i = 1$ and $\langle {}^{\Diamond}\mathsf{CALL} \bowtie \rangle_i = 1$ corresponds to a CALL-type instructions. Constraint (\star) means that the maximum gas allowance that the instruction tries to pass down to the descendant context is \leq the maximum gas allowance that the present context may pass down to a descendant context.

ii. IF
$$\mathsf{LBDF}_i = 1$$
 AND $\mathsf{CT}_i = \mathbf{15}$ THEN

Α.

$$\begin{cases} \langle \mathsf{GAS}^{\omega} \rangle_i = \mathsf{ACC} \mathbf{1}_i \\ \langle \mathsf{GAS}^{\kappa} \rangle_i = \mathsf{ACC} \mathbf{2}_i \end{cases}$$

Note: the first target constraint is (again) redundant.

B.

$$\begin{cases} & \langle \ _1 \mathsf{VAL}^{\mathsf{lo}} \rangle_i - \left(\langle \mathsf{GAS}^\kappa \rangle_i - \mathsf{ACC}_3_i + 1 \right) = \mathsf{ACC}_4_i & (\star\star) \\ & \langle \mathsf{GAS}^\varepsilon \rangle_i = \langle \mathsf{GAS}^\kappa \rangle_i - \mathsf{ACC}_3_i \\ & \langle \mathsf{GAS}^\nu \rangle_i = \mathsf{ACC}_3_i \end{cases}$$

Constraint (**) means that $\langle {}_{1}\mathsf{VAL}^{\mathsf{lo}}\rangle_{i} > \langle \mathsf{GAS}^{\kappa}\rangle_{i} - \mathsf{ACC}_3_{i} = L(\langle \mathsf{GAS}^{\kappa}\rangle_{i})$, the maximum gas allowance of a descendant context. As such the descendant context is endowed with $L(\langle \mathsf{GAS}^{\kappa}\rangle_{i})$ (which may be augmented by a call stipend $G_{\mathsf{callstipend}} = 2300$ if the CALL-type instruction includes a value transfer.)

Note that $\mathsf{LBDF}_i = 1$ may only happen when the present instruction is a CALL-type instruction

Chapter 8

Storage

8.1 Storage module

8.1.1 Storage instructions

The **storage module** deals with SSTORE and SLOAD. It is sensitive to exceptions (including REVERT instructions.) **Storage instructions** (i.e. SSTORE and SLOAD) are precisely the instruction which raise the STORAGE_FLAG in the Hub.

8.1.2 Column descriptions

1. $\langle STORAGE_STAMP \rangle$: imported column containing the Hub's storage stamp; abbreviated to $\langle STO \square \rangle$;

The STORAGE_STAMP column in the Hub grows by one with every storage instruction.

The following columns contain imported columns that represent "execution context variables." These play a role for reordering arguments.

- 2. $\langle TX\# \rangle$: imported column containing the transaction number;
- 3. (CN): imported column containing the current execution context;
- 4. $\langle STO \square REV \rangle$: import of a context-number constant column; contains the storage time stamp at which a revert is to occur; the current context reverts $iff \langle STO \square REV \rangle \neq 0$.

Every execution context \mathscr{C} has a **reverter context** \mathscr{R} (if \mathscr{C} does not revert its reverter is the special 0^{th} execution context.) Otherwise it is the nearest ancestor context of \mathscr{C} which is *directly* responsible for a rollback. A context \mathscr{C} may be its own reverter. We say that an execution context is **directly responsible for reverting** if its execution leads to an exception or a (successful) REVERT instruction.

The imported $\langle \mathsf{STO} \square \mathsf{REV} \rangle$ column contains 0 if the current context does not revert. Otherwise it contains the storage stamp at which the (present context's) reverter context \mathscr{R} reverts. This time stamp is common to all contexts that have \mathscr{R} as their reverter context. While every child context of \mathscr{R} reverts they may do so for different reasons and at different $\langle \mathsf{STO} \square \mathsf{REV} \rangle$. Indeed, it can happen that a context which inherits a revert flag also produces its own exception. In this case it is its own reverter and defines its own revert time stamp (which it passes down to all its descendant contexts.)

- 5. (INST): imported column containing the current instruction;
- 6. VAL hi and VAL lo: contain the high and low part of a value in storage as the instruction starts execution;
- 7. $\langle \mathsf{VAL}^{\mathsf{hi}} \rangle^{\nu}$ and $\langle \mathsf{VAL}^{\mathsf{lo}} \rangle^{\nu}$: imported columns containing the value in storage after execution of the instruction:

Given the stack pattern for storage instructions, $\langle VAL^{hi} \rangle^{\nu}$ and $\langle VAL^{lo} \rangle^{\nu}$ are imports of the 4th stack item ${}_4VAL^{hi}$ and ${}_4VAL^{lo}$. Note that VAL^{hi} and VAL^{lo} aren't imported columns. This is because $\langle VAL^{hi} \rangle^{\nu}$ and $\langle VAL^{lo} \rangle^{\nu}$ are the values that will find themselves on the stack after the instruction is done while VAL^{hi} and VAL^{lo} are the values in storage before anything happens. In case of an $\langle INST \rangle = SLOAD$ these values are the same. In case of an $\langle INST \rangle = SSTORE$ the imported values are meant to replace the pre-existing values.

- 8. $\langle STORAGE_ADDRESS \rangle^{hi}$ and $\langle STORAGE_ADDRESS \rangle^{lo}$: imported columns; contain the address of the contract whose storage may be altered by the current execution context; abbreviated to $\langle SADDR \rangle^{hi}$ and $\langle SADDR \rangle^{lo}$ respectively;
- 9. $\langle STORAGE_KEY \rangle^{hi}$ and $\langle STORAGE_KEY \rangle^{lo}$: imported columns; contain the storage key accessed by the current instruction; abbreviated to $\langle KEY \rangle^{hi}$ and $\langle KEY \rangle^{lo}$ respectively;

As in the case of values, the stack pattern of storage instructions imposes that $\langle \mathsf{KEY} \rangle^\mathsf{hi}$ and $\langle \mathsf{KEY} \rangle^\mathsf{lo}$ are imports of the first stack item ${}_1\mathsf{VAL}^\mathsf{hi}$ and ${}_1\mathsf{VAL}^\mathsf{lo}$. To simplify notations we may at times write $\langle \mathsf{SADDR} \rangle$ and $\langle \mathsf{KEY} \rangle$ to signify the pairs $(\langle \mathsf{SADDR} \rangle^\mathsf{hi}, \langle \mathsf{SADDR} \rangle^\mathsf{lo})$ and $(\langle \mathsf{KEY} \rangle^\mathsf{hi}, \langle \mathsf{KEY} \rangle^\mathsf{lo})$ respectively. We do this even when defining (variations of) lexicographic orders. Thus when we write $a_1 < a_2$ for addresses a_1 and a_2 it is to be understood as $a_1^\mathsf{hi} < a_2^\mathsf{hi}$ or $(a_1^\mathsf{hi} = a_2^\mathsf{hi})$ and $a_2^\mathsf{lo} < a_2^\mathsf{lo}$ and similarly for keys.

The values *initially* in storage are subject to constraints with the permanent state, as are the values that are last set for a given address and key pair. Identifying the relevant rows is the job of FACCF and LACCF detailed below.

- 10. FIRST_ACCESS_FLAG: binary flag; lights up precisely once per batch of transactions and per (touched) storage key; lights up the first time that key is touched; abbreviated to FACCF;
- 11. LAST_ACCESS_FLAG: binary flag; lights up precisely once per batch of transactions and per (touched) storage key; lights up the last time that key is touched; abbreviated to LACCF;

Pre-warmed storage keys that are never called upon by a storage instruction count as untouched. The columns below are required for gas metering and computing gas refunds.

- 12. ORIGINAL_VALUE^{hi} and ORIGINAL_VALUE^{lo}: contain the value in storage at the beginning of a transaction (and thus may change from one transaction to another); abbreviated to ORIG^{hi} and ORIG^{lo} respectively;
- 13. (STORAGE_GAS): storage gas cost; abbreviated to (STOG);
- 14. (REFUND_GAS): computes gas refunds which may be associated with an SSTORE instruction; abbreviated to (REFG);
- 15. REFUND_DIRTY_CLEAR: computes the $r_{\text{dirtyclear}}$ refund function from the Ethereum Yellow Paper; abbreviated to REFDC;
- 16. REFUND_DIRTY_RESET: computes the $r_{\text{dirtyreset}}$ refund function from the Ethereum Yellow Paper; abbreviated to REFDR;
- 17. PREWARM: binary flag indicating whether a storage key was prewarmed for a transaction;
- 18. WARM: binary flag indicating whether a storage key is warm within the execution of a transaction:

The $\square OM\square$ and $\square OB\square$ columns below play a technical role in reverting contexts. They are used to unwind the successive changes made to storage. The subordinate stamp colum $\square OB\square$ will be endowed with the opposite order from the natural one whence the arrow pointing to the left adorning it.

- 19. DOM□, SUB□: "dominant" and "subordinate" stamp columns;
- 20. COUNTER: binary column; always equal to 0 except for storage instructions in a reverting execution context; in this case it counts from 0 to 1; abbreviated to CT;

8.2 Constraints

8.2.1 Heartbeat

The heartbeat of the storage module is simple: the storage stamp grows by one with every row and the counter column is $\equiv 0$. The only exception to that rule happens when executing storage instructions in a reverting context. In this case every storage instruction occupies two rows (say i and i+1) with $\mathsf{CT}_i = 0$, $\mathsf{CT}_{i+1} = 1$ and $\mathsf{STO}\square_i = \mathsf{STO}\square_{i+1}$). Whether a context reverts or not can be read off the $\langle \mathsf{STO}\square \mathsf{REV} \rangle$: if it is nonzero then the context reverts, otherwise it doesn't.

- 1. $\langle \mathsf{STO} \square \rangle_0 = 0$
- 2. IF $\langle STO \square \rangle_i = 0$ then

$$\begin{cases} \mathsf{CT}_i &= 0 \\ \mathsf{CT}_{i+1} &= 0 \\ \underbrace{\mathsf{DOM}}_i &= 0 \\ \underbrace{\mathsf{SUB}}_i &= 0 \end{cases}$$

- 3. $\forall i, \langle \mathsf{STO} \square \rangle_{i+1} \in \{\langle \mathsf{STO} \square \rangle_i, 1 + \langle \mathsf{STO} \square \rangle_i \}$ i.e. $\langle \mathsf{STO} \square \rangle$ is nondecreasing with jumps = 1;
- 4. IF $\langle STO \square \rangle_{i+1} \neq \langle STO \square \rangle_i$ THEN $CT_{i+1} = 0$;
- 5. IF $\langle STO \square \rangle_i \neq 0$
 - (a) $\langle STO \square REV \rangle_i = 0$ THEN $\langle STO \square \rangle_{i+1} = 1 + \langle STO \square \rangle_i$
 - (b) $\langle STO\Box REV \rangle_i \neq 0$ THEN

$$\begin{cases} \text{If } \mathsf{CT}_i = 0 \text{ then } \begin{cases} \mathsf{CT}_{i+1} = 1 \\ \langle \mathsf{STO} \square \rangle_{i+1} = \langle \mathsf{STO} \square \rangle_i \\ \langle \mathsf{INST} \rangle_{i+1} = \langle \mathsf{INST} \rangle_i \end{cases}$$
 if $\mathsf{CT}_i = 1$ then $\langle \mathsf{STO} \square \rangle_{i+1} = 1 + \langle \mathsf{STO} \square \rangle_i$

(Note that the constraint $\langle \mathsf{INST} \rangle_{i+1} = \langle \mathsf{INST} \rangle_i$, when $\langle \mathsf{STO} \square \mathsf{REV} \rangle_i \neq 0$ and $\mathsf{CT}_i = 0$, is redundant given the storage stamp remains the same)

6. IF
$$\Big(\langle \mathsf{INST} \rangle_N = \mathsf{SSTORE} \ \ \mathsf{AND} \ \langle \mathsf{STO} \square \mathsf{REV} \rangle_N \neq 0 \Big)$$
 Then $\mathsf{CT}_N = 1.$

Note that the only instructions being loaded in are SLOAD and SSTORE. We may thus replace equality constraints such as "IF $\langle \mathsf{INST} \rangle_i = \mathsf{SLOAD}$ THEN \cdots " with "IF $\langle \mathsf{INST} \rangle_i \neq \mathsf{SSTORE}$ THEN \cdots ".

8.2.2 Prewarmed storage keys

Like in the warmth module (but unlike most other modules) rows with $\langle STO \square \rangle_i = 0$ serve a double purpose: they are used both for **padding** and for **loading pre-warmed storage keys**. In constraints we will enforce that

$$\mathsf{PREWARM}_i = 1 \iff \left(\langle \mathsf{STO} \Box \rangle_i = 0 \text{ AND } \langle \mathsf{TX} \# \rangle_i \neq 0 \right)$$

and that a key is only pre-warmed once per transaction. In accordance with the first condition we impose that:

1. IF PREWARM
$$_i=1$$
 THEN $\Big(\langle \mathsf{STO}\square \rangle_i=0$ AND $\langle \mathsf{TX}\# \rangle_i \neq 0\Big);$

2. IF
$$\left(\langle \mathsf{STO} \Box \rangle_i = 0 \text{ and } \langle \mathsf{TX} \# \rangle_i \neq 0 \right)$$
 then $\mathsf{PREWARM}_i = 1;$

The first task of the storage module is to load all prewarmed storage keys. Justifying the prewarmed addresses is done by means of a bilateral plookup inclusion proof where on one side we have

$$\left[\langle \mathsf{TX\#} \rangle, \langle \mathsf{SADDR} \rangle, \langle \mathsf{KEY} \rangle \right] \odot \mathsf{PREWARM}$$

and on the other side of that bilateral plookup we have a commitment to the prewarmed storage keys per transaction. Prewarmed keys will be loaded at $\langle STO\Box \rangle = 0$; this enforces that the corresponding rows will appear first in the relevant row reordering.

Note. We have again, for simplicity's sake, suppressed $(\cdot)^{hi}$ and $(\cdot)^{lo}$ in $\langle SADDR \rangle$ and $\langle KEY \rangle$.

Note. In the above we define $Z \stackrel{\text{def.}}{=} X \odot Y$ to be the coordinate-wise product of the columns X and Y, i.e. the column vector with, for all $i, Z_i = X_i \cdot Y_i$. We extend the notation to families of column vectors X^1, X^2, \ldots, X^r thus writing $[X^1, \ldots, X^r] \odot Y$ rather than $[X^1 \odot Y, \ldots, X^r \odot Y]$.

8.2.3 Instruction related constraints

The instruction related constraints depend on whether the current instruction will be reverted or not. For instance, and as mentioned in the heartbeat section, storage instructions in a reverting context occupy two rows. The associated constraints are as follows.

We first deal with constraints in a non-reverting context:

- 1. IF $\langle STO \square REV \rangle_i = 0$ THEN
 - (a) We set $\overline{\mathsf{DOM}\square}$ and $\overline{\mathsf{SUB}\square}$:

$$\left\{\begin{array}{l} \underline{\mathsf{DOM}}_i = 2 \cdot \langle \mathsf{STO} \square \rangle_i \\ \underline{\mathsf{SUB}}_i = 2 \cdot \langle \mathsf{STO} \square \rangle_i \end{array}\right.$$

(b) IF $\langle INST \rangle_i = SLOAD$ THEN

$$\left\{egin{array}{l} \mathsf{VAL}^{\mathsf{hi}}_i = \langle \mathsf{VAL}^{\mathsf{hi}}
angle^
u_i \\ \mathsf{VAL}^{\mathsf{lo}}_i = \langle \mathsf{VAL}^{\mathsf{lo}}
angle^
u_i \end{array}
ight.$$

We next deal with contraints in a reverting context. We settle the expected behaviour at the first of two rows.

- 2. If $\left(\langle \mathsf{STO} \square \mathsf{REV} \rangle_i \neq 0 \text{ and } \mathsf{CT}_i = 0\right)$ then
 - (a) The following always hold:

$$\begin{cases} \underbrace{\mathsf{SUB}\square_i}_{i} &= 2 \cdot \langle \mathsf{STO}\square \rangle_i \\ \underbrace{\mathsf{SUB}\square_{i+1}}_{i+1} &= 2 \cdot \langle \mathsf{STO}\square \rangle_i \\ \underbrace{\mathsf{DOM}\square_i}_{i} &= 2 \cdot \langle \mathsf{STO}\square \rangle_i \\ \underbrace{\mathsf{DOM}\square_{i+1}}_{\mathsf{WARM}_{i+1}} &= 2 \cdot \langle \mathsf{STO}\square \mathsf{REV} \rangle_i + 1 \end{cases}$$

(b) IF $\langle \mathsf{INST} \rangle_i = \mathsf{SSTORE}$ THEN

$$\begin{cases} \mathsf{VAL}^{\mathsf{hi}}_{i+1} &= \langle \mathsf{VAL}^{\mathsf{hi}} \rangle_i^{\nu} \\ \mathsf{VAL}^{\mathsf{lo}}_{i+1} &= \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i^{\nu} \\ \langle \mathsf{VAL}^{\mathsf{hi}} \rangle_{i+1}^{\nu} &= \mathsf{VAL}^{\mathsf{hi}}_{i} \\ \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_{i+1}^{\nu} &= \mathsf{VAL}^{\mathsf{lo}}_{i} \end{cases}$$

i.e. the "old" and "new" values are "swapped" from one line to the next.

(c) IF
$$\langle \mathsf{INST} \rangle_i = \mathsf{SLOAD}$$
 THEN
$$\begin{cases} \mathsf{VAL}^{\mathsf{hi}}_{i+1} = \mathsf{VAL}^{\mathsf{hi}}_i = \langle \mathsf{VAL}^{\mathsf{hi}} \rangle_i^{\nu} = \langle \mathsf{VAL}^{\mathsf{hi}} \rangle_{i+1}^{\nu} \\ \mathsf{VAL}^{\mathsf{lo}}_{i+1} = \mathsf{VAL}^{\mathsf{lo}}_i = \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i^{\nu} = \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_{i+1}^{\nu} \end{cases}$$

The figure below captures the expected behaviour of the storage module execution trace in a reverting context. In it we focus solely on a give storage address and storage key.

$\langle CN \rangle$	$\langle SA \rangle$	⟨KEY⟩	⟨S□R⟩	⟨STO□⟩	(INST)	СТ	DOM□, SUB□		VAL	$\langle VAL angle^ u$	WARM
:	:		:	:	:	:	:	:		:	:
С	addr	key	rev _c		SLOAD	0			v_0	v_0	w
С	addr	key	rev _c		SLOAD	1	$2 \cdot rev_c + 1$			v_0	w
С	addr	key	rev _c	s+1	SSTORE	0	$2 \cdot (s+1)$	$2 \cdot (s+1)$	v_0		1
С	addr	key	rev _c	s+1	SSTORE	1	$2 \cdot rev_c + 1$	$2 \cdot (s+1)$		v_0	1
	:				:	:	:	:		:	:
С	addr	key	rev _c	s+k	SSTORE	0	$2 \cdot (s+k)$	$2 \cdot (\mathbf{s} + k)$			1
С	addr	key	rev _c		SSTORE	1	$2 \cdot rev_c + 1$	$2 \cdot (\mathbf{s} + k)$		v	1
:	:		:	:	:	:	:	÷		:	:
С	addr	key	rev _c	s+l	SLOAD	0	$2 \cdot (s + l)$	$2 \cdot (s + l)$		v'	1
С	addr	key	rev _c	s+l	SLOAD	1	$2 \cdot rev_c + 1$	$2 \cdot (s + l)$		v'	1
	:				:	:	:	:		:	:
С	addr	key	rev _c	s+m	SLOAD	0	$2 \cdot (s + m)$	$2 \cdot (s + m)$	v'	v'	1
С	addr	key	rev _c	s+m	SLOAD	1	$2 \cdot rev_c + 1$	$2 \cdot (s + m)$		v'	1
С	addr	key	rev _c	s+m+1	SSTORE	0	$2 \cdot (s + m + 1)$	$2 \cdot (s + m + 1)$	v'		1
С	addr	key	rev _c	s+m+1	SSTORE	1	$2 \cdot rev_c + 1$	$2 \cdot (s + m + 1)$		v'	1
	:				:	:	:	:		:	

Figure 8.1: The above represents a series of consecutive storage instructions executed in a reverting $(\mathsf{rev}_\mathsf{c} \neq 0)$ execution context (c) touching a given storage key (key) of a particular contract account (with address addr.) Given that the present context reverts, (storage) instructions occupy 2 lines each. There are three of them and three SLOAD instructions. The initial value of the WARM flag is $\mathsf{w} \in \{0,1\}$. In the above 1 < k < l < m and $m+1 \le \mathsf{rev}_\mathsf{c}$.

We have used abbreviations to allow for more columns on a single page. Thus $\langle SA \rangle$ is short hand for $\langle SADDR \rangle$ and $\langle S\Box R \rangle$ is short hand for $\langle STO\Box REV \rangle$.

One may wonder why SLOAD instructions in reverting contexts also occupy two rows when all the information they contain is duplicated. The answer lies in reverting the WARM flag: in terms of unwinding modifications made to the value stored at a particular storage key if SLOAD instructions (in reverting contexts) there would be no harm in making SLOAD instructions occupy a single line. The issue arises with the WARM flag. The advantage of always using two rows to represent storage

instructions in reverting contexts is that the (original value of the) warmth flag finds itself both at the beginning and at the end of the reordered sequence of modifications done to a particular address independently of what storage instruction is executed first.

The figure below captures the expected behaviour of the reordered execution trace in a reverting context:

$[\langle KEY \rangle]^{xt}$	[⟨SADDR⟩] [∞]		[∠SUB□] ×	[VAL] [∞]	$\left[\langle VAL angle^ u ight]^{z\!\!\!c}$	[WARM] [∞]
:	:	:	:	:	:	:
key	addr		$2 \cdot s$	v_0	v_0	w
key	addr	$2 \cdot (s+1)$	$2 \cdot (s+1)$	v_0	v	1
key	addr	$2 \cdot (s + k)$	$2 \cdot (s + k)$	v	v'	1
key	addr	$2 \cdot (s + l)$	$2 \cdot (s + l)$	v'		1
key	addr	$2 \cdot (s + m)$	$2 \cdot (s + m)$	v'		1
key	addr	$2 \cdot (s + m + 1)$	$2 \cdot (s + m + 1)$			1
key	addr	$2 \cdot rev_c + 1$	$2 \cdot (s + m + 1)$		v'	1
key	addr	$2 \cdot rev_c + 1$	$2 \cdot (s + m)$		v'	1
key	addr	$2 \cdot rev_c + 1$	$2 \cdot (s + l)$		v'	1
key	addr	$2 \cdot rev_c + 1$	$2 \cdot (\mathbf{s} + k)$	v'	v	1
key	addr	$2 \cdot rev_c + 1$	$2 \cdot (s+1)$	v	v_0	1
key	addr	$2 \cdot rev_c + 1$	$2 \cdot s$	v_0	v_0	w
:	:	:	:	:	: _	: _

Figure 8.2: The above represents the same sequence of storage instructions but *reordered*. The "first rows" of SLOAD and SSTORE instructions executed in a reverting execution context appear in the same order as they do in the time ordered execution trace (but in immediate succession, i.e. without gaps). The "second rows" appear at the tail end of the rows containing all accesses to the storage key key of the account with address addr (and any access to the same key happening in a descendant context with the same reverter.) They all have the same $[\langle STO\Box \rangle]^{3C}$ (which is equal to $\langle STO\Box REV \rangle$). The updates to the value in storage are being "unwound" in reverse chronological order thanks to $[\langle SUB\Box \rangle]^{3C}$ having the opposite order to the natural one.

8.3 Consistency

8.3.1 Batch level consistency

This section deals with constraints that capture batch-wide behaviours and properties of storage. These include:

1. updating the value stored at a particular storage key across all transactions in the batch that touch that storage key:

- 2. reverting said updates if the context that induced them reverts;
- 3. recognizing the first and last time a storage key is properly touched by a storage instruction;

The adverb properly is meant to distinguish "proper" or "real, instruction induced" accesses to storage keys from pre-warming-related "non-accesses". To make the distinction clear: the execution trace of the storage module includes rows (with nonzero $\langle TX\# \rangle$ but zero $\langle STO\square \rangle$) that aren't induced by a storage instruction yet contain a nonzero transaction number, a storage address and a storage key. Rows that are induced by an instructions have $\langle STO\square \rangle \neq 0$.

We introduce a row permutation which groups together all "accesses", proper or not, across all transactions in the batch, to a given storage key k of a given storage address a. We show in figure ?? the desired effect this ordering has on storage in reverting contexts. This row permutation should be such that, for fixed values of $\langle SADDR \rangle = a$ and $\langle KEY \rangle = k$:

- 1. the rows with $\langle SADDR \rangle = a$ and $\langle KEY \rangle = k$ form a contiguous block;
- 2. the pre-warming rows (if any) are listed at the beginning of this block;
- 3. these may be followed by a succession of:
 - (a) first rows, in chronological order, of storage instructions, with $\langle STO \square \rangle < \langle STO \square REV \rangle$;
 - (b) second rows, in reverse chronological order, of a subset of the previous storage instructions, all with $\langle STO \square \rangle = \langle STO \square REV \rangle$ for the same value or $\langle STO \square REV \rangle$.

The "first row" of a storage instruction is characterized by $\mathsf{CT} = 0$; the "second row" of a storage instruction, if present, is characterized by $\mathsf{CT} = 1$; the second rows unwind storage instruction performed in a reverting context. Listing these second rows in reverse chronological order is what allows to zk-evm to "unwind" storage instructions.

Consider a row permutation $X \mapsto [X]^{xx}$ such that the rows of the tuple of columns

$$\left(\left[\left\langle \mathsf{SADDR} \right\rangle \right]^{\mathsf{xt}}, \left[\left\langle \mathsf{KEY} \right\rangle \right]^{\mathsf{xt}}, \left[\underline{\mathsf{DOMQ}} \right]^{\mathsf{xt}}, \left[\underline{\mathsf{SUBQ}} \right]^{\mathsf{xt}}, \right)$$

follow the following variation \prec on the lexicographic order:

$$(a,k,s,r) \prec (a',k',s',r') \iff \begin{cases} a < a' & \text{OR} \\ a = a' & \text{AND } k < k' & \text{OR} \\ a = a' & \text{AND } k = k' & \text{AND } s < s' & \text{OR} \\ a = a' & \text{AND } k = k' & \text{AND } s = s' & \text{AND } r > r' \end{cases}$$

The fact that the final comparison is reversed explains our notation for Σ We impose the following consistency constraints:

1. IF
$$\langle \mathsf{STO} \Box \rangle_i = 0$$
 THEN $\mathsf{FACCF}_i = \mathsf{LACCF}_i = 0$

$$2. \text{ IIV } \left(\left[\left\langle \mathsf{SADDR} \right\rangle \right]_{i+1}^{\mathbf{X}} \neq \left[\left\langle \mathsf{SADDR} \right\rangle \right]_{i}^{\mathbf{X}} \quad \mathsf{OR} \ \left[\left\langle \mathsf{KEY} \right\rangle \right]_{i+1}^{\mathbf{X}} \neq \left[\left\langle \mathsf{KEY} \right\rangle \right]_{i}^{\mathbf{X}} \right) \text{ THEN }$$

$$\begin{cases} \mathbf{u} \in [\langle \mathsf{STO} \square \rangle]_{i+1}^{\mathbf{x}} \neq 0 \text{ THEN } [\mathsf{FACCF}]_{i+1}^{\mathbf{x}} = 1 \\ \mathbf{u} \in [\langle \mathsf{STO} \square \rangle]_{i}^{\mathbf{x}} \neq 0 \text{ THEN } [\mathsf{LACCF}]_{i}^{\mathbf{x}} = 1 \end{cases}$$

$$3. \text{ if } \left(\left[\langle \mathsf{SADDR} \rangle \right]_{i+1}^{\mathbf{X}} = \left[\langle \mathsf{SADDR} \rangle \right]_{i}^{\mathbf{X}} \text{ and } \left[\langle \mathsf{KEY} \rangle \right]_{i+1}^{\mathbf{X}} = \left[\langle \mathsf{KEY} \rangle \right]_{i}^{\mathbf{X}} \right) \text{ then }$$

$$\begin{cases} \text{ if } \left(\left[\langle \mathsf{STODR} \rangle \right]_{i}^{\mathbf{X}} = 0 \text{ and } \left[\langle \mathsf{STODR} \rangle \right]_{i+1}^{\mathbf{X}} \neq 0 \right) \text{ then } \left[\mathsf{FACCF}_{i+1} \right]^{\mathbf{X}} = 1 \\ \\ \left[\mathsf{VAL}^{\mathsf{hi}} \right]_{i+1}^{\mathbf{X}} = \left[\langle \mathsf{VAL}^{\mathsf{hi}} \rangle^{\nu} \right]_{i}^{\mathbf{X}} \\ \left[\mathsf{VAL}^{\mathsf{lo}} \right]_{i+1}^{\mathbf{X}} = \left[\langle \mathsf{VAL}^{\mathsf{lo}} \rangle^{\nu} \right]_{i}^{\mathbf{X}} \\ \left[\mathsf{FACCF} \right]_{i+1}^{\mathbf{X}} = 0 \\ \left[\mathsf{IACCF} \right]_{i+1}^{\mathbf{X}} = 0 \end{cases}$$

The condition means that at row i and i+1 we are accessing the same storage key. Therefore neither $\mathsf{FIRST_ACCESS_FLAG}_{i+1}$ nor $\mathsf{LAST_ACCESS_FLAG}_i$ should be set.

$$4. \ \ \text{III} \ \left[\langle \mathsf{STO} \square \rangle \right]_N^{\mathbf{X}} \neq 0 \ \ \text{THEN} \ \left[\mathsf{LACCF} \right]_N^{\mathbf{X}} = 1.$$

8.3.2 Transaction level consistency

We introduce a second row permutation to deal with consistency constraints at the transaction level. We require a row permutation that will group all rows that touch a particular storage key within a given transaction into a block of contiguous rows. To that end, consider a row reordering $X \mapsto [X]^{\mathbf{x}}$ such that the rows of the tuple of columns

$$\left(\left[\left\langle \mathsf{TX\#}\right\rangle\right]^{\mathbf{x}},\left[\left\langle \mathsf{SADDR}\right\rangle\right]^{\mathbf{x}},\left[\left\langle \mathsf{KEY}\right\rangle\right]^{\mathbf{x}},\left[\underline{\mathsf{DOM}}\right]^{\mathbf{x}},\left[\underline{\mathsf{SUB}}\right]^{\mathbf{x}},\right)$$

follow the following variation on the standard lexicographic order:

$$(t,a,k,s,r) \prec (t',a',k',s',r') \iff \begin{cases} t < t' & \text{or} \\ t = t' & \text{and} \ a < a' \\ t = t' & \text{and} \ a = a' & \text{and} \ k < k' \\ t = t' & \text{and} \ a = a' & \text{and} \ k = k' & \text{and} \ s < s' \\ t = t' & \text{and} \ a = a' & \text{and} \ k = k' & \text{and} \ s = s' & \text{and} \ r > r' \end{cases}$$

We use this order to set the context entry flag for each storage slot. This flag is used in the temporal trace to set the value at context entry of any storage key that is sollicited within the execution of a particular context. We first enforce that

$$\begin{cases} [\langle \mathsf{TX}\# \rangle]_{i+1}^{\mathbf{X}} & \neq [\langle \mathsf{TX}\# \rangle]_{i}^{\mathbf{X}} & \mathsf{OR} \\ [\langle \mathsf{SADDR} \rangle]_{i+1}^{\mathbf{X}} & \neq [\langle \mathsf{SADDR} \rangle]_{i}^{\mathbf{X}} & \mathsf{OR} \\ [\langle \mathsf{KEY} \rangle]_{i+1}^{\mathbf{X}} & \neq [\langle \mathsf{KEY} \rangle]_{i}^{\mathbf{X}} & \mathsf{OR} \end{cases}$$

$$\begin{cases} [\mathsf{WARM}]_{i+1}^{\mathbf{X}} = [\mathsf{PREWARM}]_{i+1}^{\mathbf{X}} \\ [\mathsf{WARM}]_{i+1}^{\mathbf{X}} = [\mathsf{PREWARM}]_{i+1}^{\mathbf{X}} \\ [\mathsf{ORIG}_{i+1}^{\mathsf{lo}}]^{\mathbf{X}} & = [\mathsf{VAL}_{i+1}^{\mathsf{hi}}]^{\mathbf{X}} \\ [\mathsf{ORIG}_{i+1}^{\mathsf{lo}}]^{\mathbf{X}} & = [\mathsf{VAL}_{i+1}^{\mathsf{hi}}]^{\mathbf{X}} \end{cases}$$

In other words: when entering a domain of rows pertaining either to the next transaction, a different storage address or a different storage key, the initial warmth of the storage key is determined by the PREWARM

$$\left\{ \begin{array}{ll} \left[\langle \mathsf{TX} \# \rangle \right]_{i}^{\mathbf{X}} & \neq 0 & \mathsf{AND} \\ \left[\langle \mathsf{TX} \# \rangle \right]_{i+1}^{\mathbf{X}} & = \left[\langle \mathsf{TX} \# \rangle \right]_{i}^{\mathbf{X}} & \mathsf{AND} \\ \left[\langle \mathsf{SADDR} \rangle \right]_{i+1}^{\mathbf{X}} & = \left[\langle \mathsf{SADDR} \rangle \right]_{i}^{\mathbf{X}} & \mathsf{AND} \\ \left[\langle \mathsf{KEY} \rangle \right]_{i+1}^{\mathbf{X}} & = \left[\langle \mathsf{KEY} \rangle \right]_{i}^{\mathbf{X}} \end{array} \right. \right\}$$

THEN

$$\begin{cases} \left[\langle \mathsf{STO}\square\rangle_{i+1}\right]^{\mathbf{X}} \neq 0 & (1) \\ \left[\mathsf{WARM}\right]_{i+1}^{\mathbf{X}} = 1 & (3) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{hi}}\right]^{\mathbf{X}} = \left[\mathsf{VAL}_{i+1}^{\mathsf{hi}}\right]^{\mathbf{X}} & (4) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} = \left[\mathsf{VAL}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} & (4) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} = \left[\mathsf{VAL}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} & (4) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} = \left[\mathsf{VAL}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} & (4) \\ \left[\mathsf{IF}\left(\left[\mathsf{CT}\right]_{i}^{\mathbf{X}} = 1 \text{ AND } \left[\mathsf{CT}\right]_{i+1}^{\mathbf{X}} = 0\right) \text{ THEN } \left[\mathsf{WARM}\right]_{i+1}^{\mathbf{X}} = \left[\mathsf{WARM}\right]_{i}^{\mathbf{X}} & (6) \\ \left[\mathsf{ORIG}_{i}^{\mathsf{hi}}\right]^{\mathbf{X}} = \left[\mathsf{ORIG}_{i}^{\mathsf{hi}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} = \left[\mathsf{ORIG}_{i}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} = \left[\mathsf{ORIG}_{i}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i+1}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{ORIG}_{i}^{\mathsf{lo}}\right]^{\mathbf{X}} & (8) \\ \left[\mathsf{OR$$

In the above (1) signifies that, when present, there is a single pre-warming line per transaction, storage address and storage key; (3) signifies that a pre-warmed storage key starts out warm; (4) sets the original value in storage for that transaction (which is required for SSTORE gas metering); (8) propagates the original value; (6) recognizes the fact that rows i with $[CT]_i^{\mathfrak{A}} = 1$ are the second row of a storage instruction in a reverting context and that when a storage instruction is reverted the warmth of the touched storage key is reverted to its value prior to the instruction; (7) recognizes the fact that if both $[CT]_{i+1}^{\mathfrak{A}} = [CT]_i^{\mathfrak{A}} = 0$ then the access at (reordered row index) i+1 follows an (as of yet) unreverted access so that the storage key is warm. The precondition $[\langle STO\Box \rangle_i]^{\mathfrak{A}} \neq 0$ implies that the present line isn't the first access to that storage slot, and thus the zk-evm must set WARM_{i+1} to true.

Note that we could have alternatively used the constraints

$$\left(\left[\mathsf{CT} \right]_{i}^{\mathbf{X}} = 1 \quad \mathsf{AND} \quad \left[\mathsf{CT} \right]_{i+1}^{\mathbf{X}} = 0 \right) \iff \left\{ \begin{array}{c} \left[\underline{\mathsf{DOM}} \right]_{i}^{\mathbf{X}} \neq \left[\underbrace{\mathsf{SUB}} \right]_{i}^{\mathbf{X}} \\ \\ \mathsf{AND} \\ \left[\underline{\mathsf{DOM}} \right]_{i+1}^{\mathbf{X}} = \left[\underbrace{\mathsf{SUB}} \right]_{i+1}^{\mathbf{X}} \end{array} \right\}$$

and

$$\left(\left[\mathsf{CT} \right]_{i}^{\mathbf{X}} = 0 \text{ AND } \left[\mathsf{CT} \right]_{i+1}^{\mathbf{X}} = 0 \right) \iff \left\{ \begin{array}{c} \left[\underline{\mathsf{DOM}} \right]_{i}^{\mathbf{X}} = \left[\underbrace{\mathsf{SUB}} \right]_{i}^{\mathbf{X}} \\ \\ \\ \left[\underline{\mathsf{DOM}} \right]_{i+1}^{\mathbf{X}} = \left[\underbrace{\mathsf{SUB}} \right]_{i+1}^{\mathbf{X}} \end{array} \right\}$$

8.3.3 Gas constraints

We now move on to computing $\langle STORAGE_GAS \rangle$ and $\langle REFUND_GAS \rangle$. We use the following notations lifted from the Ethereum Yellow Paper:

```
1. G_{\text{warmaccess}} = 100
```

4.
$$G_{\text{sreset}} = 2900$$

$$2. G_{\text{coldsload}} = 2100$$

5.
$$R_{\text{sclear}} = 15000$$

3.
$$G_{\text{sset}} = 20000$$

All constraints below assume that
$$\langle \mathsf{STO} \square \rangle_i \neq 0$$
 and $\mathsf{CT}_i = 0$.

The STOG column contains the gas cost of an individual operation. It depends on the instruction and other criteria.

1. IF $\langle \mathsf{INST} \rangle_i = \mathsf{SLOAD}$ THEN

$$\begin{cases} \text{ WARM}_i = 1 \text{ THEN STOG}_i = G_{\text{warmaccess}} \\ \text{ WARM}_i = 0 \text{ THEN STOG}_i = G_{\text{coldsload}} \end{cases}$$

i.e.
$$\mathsf{STOG}_i = G_{\mathrm{warmaccess}} \cdot \mathsf{WARM}_i + G_{\mathrm{coldsload}} \cdot (1 - \mathsf{WARM}_i).$$

2. IF $\langle \mathsf{INST} \rangle_i = \mathsf{SSTORE}$ THEN

(a) **IF**

$$\begin{cases} \mathsf{VAL}_i^{\mathsf{hi}} = \langle \mathsf{VAL}^{\mathsf{hi}} \rangle_i^{\nu} \\ \\ \mathsf{AND} \\ \mathsf{VAL}_i^{\mathsf{lo}} = \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i^{\nu} \end{cases}$$

THEN

$$\mathsf{STOG}_i = G_{\mathrm{warmaccess}} + G_{\mathrm{coldsload}} \cdot (1 - \mathsf{WARM}_i)$$

(b) 11

$$\begin{cases} \mathsf{VAL}_i^{\mathsf{hi}} \neq \mathsf{ORIG}_i^{\mathsf{hi}} \\ \\ \mathsf{OR} \\ \mathsf{VAL}_i^{\mathsf{lo}} \neq \mathsf{ORIG}_i^{\mathsf{lo}} \end{cases}$$

THEN

$$STOG_i = G_{warmaccess} + G_{coldsload} \cdot (1 - WARM_i)$$

(c) II

$$\begin{cases} \mathsf{VAL}_i^{\mathsf{hi}} = \mathsf{ORIG}_i^{\mathsf{hi}} & \mathsf{AND} \\ \mathsf{VAL}_i^{\mathsf{lo}} = \mathsf{ORIG}_i^{\mathsf{lo}} & \mathsf{AND} \\ \\ \mathsf{VAL}_i^{\mathsf{hi}} \neq \langle \mathsf{VAL}^{\mathsf{hi}} \rangle_i^{\nu} & \mathsf{OR} \\ \\ \mathsf{OR} & \mathsf{VAL}_i^{\mathsf{lo}} \neq \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i^{\nu} \end{cases}$$

THEN

$$\text{i. IIV } \left(\mathsf{ORIG}_i^\mathsf{hi} = 0 \quad \mathsf{AND} \quad \mathsf{ORIG}_i^\mathsf{lo} = 0 \right) \text{ Then } \mathsf{STOG}_i = G_{\mathrm{sset}} + G_{\mathrm{coldsload}} \cdot (1 - \mathsf{WARM}_i)$$

$$\text{ii. IIV } \left(\mathsf{ORIG}_i^\mathsf{hi} \neq 0 \quad \mathsf{OR} \quad \mathsf{ORIG}_i^\mathsf{lo} \neq 0 \right) \text{ THEN } \mathsf{STOG}_i = G_{\mathrm{sreset}} + G_{\mathrm{coldsload}} \cdot (1 - \mathsf{WARM}_i)$$

We now tackle $\langle REFUND_GAS \rangle$: $\langle REFG \rangle$ computes the gas refund associated with SSTORE instructions.

1. IF
$$\langle \mathsf{STO} \square \mathsf{REV} \rangle_i \neq 0$$
 THEN $\langle \mathsf{REFG} \rangle_i = 0$

2. IF
$$\langle STO\Box REV \rangle_i = 0$$
 THEN

$$egin{cases} \mathsf{VAL}^\mathsf{hi}_i = \langle \mathsf{VAL}^\mathsf{hi}
angle^
u_i \ \mathsf{VAL}^\mathsf{lo}_i = \langle \mathsf{VAL}^\mathsf{lo}
angle^
u_i \end{cases}$$

THEN $\langle \mathsf{REFG} \rangle_i = 0$

(b) 11

$$\left\{ \begin{cases} \mathsf{VAL}_i^{\mathsf{hi}} \neq \langle \mathsf{VAL}^{\mathsf{hi}} \rangle_i^{\nu} \\ \mathsf{OR} \\ \mathsf{VAL}_i^{\mathsf{lo}} \neq \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i^{\nu} \end{cases} \right. \\ \mathsf{AND} \\ \mathsf{VAL}_i^{\mathsf{hi}} = \mathsf{ORIG}_i^{\mathsf{hi}} \\ \mathsf{VAL}_i^{\mathsf{lo}} = \mathsf{ORIG}_i^{\mathsf{lo}} \\ \mathsf{AND} \\ \left\{ \begin{cases} \langle \mathsf{VAL}^{\mathsf{hi}} \rangle_i^{\nu} \neq 0 \\ \mathsf{OR} \\ \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i^{\nu} \neq 0 \end{cases} \right. \\ \mathsf{AND} \\ \left\{ \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i^{\nu} \neq 0 \end{cases}$$

THEN $\langle \mathsf{REFG} \rangle_i = 0$

(c) I

THEN $\langle \mathsf{REFG} \rangle_i = R_{\mathrm{sclear}}$

(d)

$$\begin{cases} \begin{cases} \mathsf{VAL}_i^{\mathsf{hi}} \neq \langle \mathsf{VAL}^{\mathsf{hi}} \rangle_i^{\nu} \\ \mathsf{OR} \end{cases} & \mathsf{AND} \\ \begin{cases} \mathsf{VAL}_i^{\mathsf{lo}} \neq \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i^{\nu} \\ \mathsf{VAL}_i^{\mathsf{hi}} \neq \mathsf{ORIG}_i^{\mathsf{hi}} \\ \mathsf{OR} \\ \mathsf{VAL}_i^{\mathsf{lo}} \neq \mathsf{ORIG}_i^{\mathsf{lo}} \end{cases} & \mathsf{AND} \\ \langle \mathsf{VAL}_i^{\mathsf{hi}} \rangle_i^{\nu} = 0 & \mathsf{AND} \\ \langle \mathsf{VAL}^{\mathsf{lo}} \rangle_i^{\nu} = 0 & \mathsf{AND} \end{cases} \end{cases}$$

THEN $\langle \mathsf{REFG} \rangle_i = \mathsf{REFDC}_i + \mathsf{REFDR}_i$

At last, we constrain the REFDC and REFDR columns. We start with REFDC:

1. IF
$$\mathsf{ORIG}_i^\mathsf{hi} = \mathsf{ORIG}_i^\mathsf{lo} = 0$$
 then $\mathsf{REFDC}_i = 0$

$$\left\{ \begin{array}{l} \left\{ \begin{array}{l} \mathsf{ORIG}_i^{\mathsf{hi}} \neq 0 \\ \mathsf{OR} \\ \mathsf{ORIG}_i^{\mathsf{lo}} \neq 0 \end{array} \right\} \\ \left\{ \begin{array}{l} \mathsf{VAL}_i^{\mathsf{hi}} \neq 0 \\ \mathsf{OR} \\ \mathsf{VAL}_i^{\mathsf{lo}} \neq 0 \end{array} \right\} \\ \left\{ \begin{array}{l} \mathsf{AND} \\ \mathsf{VAL}_i^{\mathsf{lo}} \neq 0 \\ \mathsf{OR} \\ \mathsf{VAL}_i^{\mathsf{lo}} \neq 0 \end{array} \right\} \\ \left\{ \begin{array}{l} \mathsf{VAL}_i^{\mathsf{lo}} \neq 0 \\ \mathsf{OR} \\ \mathsf{VAL}_i^{\mathsf{lo}} \rangle_i \neq 0 \end{array} \right\} \end{array} \right.$$

THEN $REFDC_i = 0$

3. II

$$\left\{ \begin{array}{l} \left\{ \begin{array}{l} \mathsf{ORIG}_i^\mathsf{hi} \neq 0 \\ \mathsf{OR} \\ \mathsf{ORIG}_i^\mathsf{lo} \neq 0 \end{array} \right\} \qquad \text{AND} \\ \mathsf{VAL}_i^\mathsf{hi} = 0 \qquad \qquad \text{AND} \\ \mathsf{VAL}_i^\mathsf{lo} = 0 \qquad \qquad \text{AND} \end{array} \right.$$

THEN REFDC_i = $-R_{\text{sclear}}$

4. IF

$$\left\{ \begin{array}{l} \left\{ \begin{array}{l} \mathsf{ORIG}_i^{\mathsf{hi}} \neq 0 \\ \mathsf{OR} \\ \mathsf{ORIG}_i^{\mathsf{lo}} \neq 0 \end{array} \right\} \qquad \text{AND} \\ \left\langle \mathsf{VAL}^{\mathsf{hi}} \right\rangle_i^{\nu} = 0 \qquad \qquad \mathsf{AND} \\ \left\langle \mathsf{VAL}^{\mathsf{lo}} \right\rangle_i^{\nu} = 0 \qquad \qquad \mathsf{AND} \end{array} \right.$$

THEN REFDC_i = R_{sclear}

We deal with REFDR:

1. IF

$$\begin{cases}
ORIG_i^{hi} \neq \langle VAL^{hi} \rangle_i^{\nu} \\
OR \\
ORIG_i^{lo} \neq \langle VAL^{lo} \rangle_i^{\nu}
\end{cases}$$

THEN $REFDR_i = 0$

2. IF

$$\left\{egin{array}{l} \mathsf{ORIG}_i^\mathsf{hi} = \langle \mathsf{VAL}^\mathsf{hi}
angle_i^
u \ \mathsf{ORIG}_i^\mathsf{lo} = \langle \mathsf{VAL}^\mathsf{lo}
angle_i^
u \ \end{array}
ight.$$

THEN $REFDR_i = 0$

(a) 11

$$\left\{\begin{array}{l} \mathsf{ORIG}_i^{\mathsf{hi}} = 0 \\ \mathsf{ORIG}_i^{\mathsf{lo}} = 0 \end{array}\right\}$$

THEN REFDR_i = $G_{\text{sset}} - G_{\text{warmaccess}}$

(b) I

$$\left\{\begin{array}{c} \mathsf{ORIG}_i^{\mathsf{hi}} \neq 0 \\ \mathsf{OR} \\ \mathsf{ORIG}_i^{\mathsf{lo}} \neq 0 \end{array}\right\}$$

THEN $REFDR_i = G_{sreset} - G_{warmaccess}$

Chapter 9

Word comparison

9.1 Word comparison module

9.1.1 Introduction

The word comparison module deals with the word comparison instructions of the evm, that is:

• LT • GT • SLT • SGT • EQ • ISZERO

9.1.2 Columns

We list the named columns of the word comparison module. The first two dictate its (simple) heartbeat.

- 1. ⟨WCP□⟩: imported column containing the word comparison stamp;
- 2. ONE_LINE_INSTRUCTION: binary column; equals 1 if and only if $\langle INST \rangle \in \{EQ, ISZERO\}$; abbreviated to OLI;
- 3. COUNTER: either hovers around 0 or counts continuously up from 0 to 15 and then resets;
- 4. (INST): imported column; contains the instruction;
- 5. $\langle ARGUMENT_1_HIGH \rangle$, $\langle ARGUMENT_1_LOW \rangle$: imported columns containing the high and low part of the first instruction argument respectively; abbreviated to $\langle ARG1^{hi} \rangle$, $\langle ARG1^{lo} \rangle$;
- 6. (ARGUMENT_2_HIGH), (ARGUMENT_2_LOW): imported columns containing the high and low part of the second instruction argument respectively; abbreviated to (ARG2 hi), (ARG2 lo);
- 7. $\langle RESULT_HIGH \rangle$, $\langle RESULT_LOW \rangle$: imported columns containing the high and low part of the instruction result respectively; abbreviated to $\langle RES^{hi} \rangle$, $\langle RES^{lo} \rangle$;

Given the stack pattern of the word comparison instructions $\langle \mathsf{ARG1}^{\mathsf{hi}} \rangle$, $\langle \mathsf{ARG1}^{\mathsf{lo}} \rangle$ are imports of ${}_1\mathsf{VAL}^{\mathsf{hi}}$ and ${}_1\mathsf{VAL}^{\mathsf{lo}}$, $\langle \mathsf{ARG2}^{\mathsf{hi}} \rangle$, $\langle \mathsf{ARG2}^{\mathsf{lo}} \rangle$ of ${}_3\mathsf{VAL}^{\mathsf{hi}}$ and ${}_3\mathsf{VAL}^{\mathsf{lo}}$, and $\langle \mathsf{RES}^{\mathsf{hi}} \rangle$, $\langle \mathsf{RES}^{\mathsf{lo}} \rangle$ of ${}_4\mathsf{VAL}^{\mathsf{hi}}$ and ${}_4\mathsf{VAL}^{\mathsf{lo}}$ respectively. This is compatible with the stack pattern of ISZERO whose third stack item is vacuous. Note furthermore that $\langle \mathsf{RES}^{\mathsf{hi}} \rangle$ is expected to be 0 and $\langle \mathsf{RES}^{\mathsf{lo}} \rangle$ should be binary.

- 8. BYTE_1,...,BYTE_6: byte columns;
- 9. ACC_1,..., ACC_6: "(byte) accumulator" columns;
- 10. [1], [2], [3], [4]: four counter-constant binary columns;

9.2 Constraints

9.2.1 Heartbeat

The heartbeat of the word comparison module is simple: if $\langle WCP \square \rangle_i \neq 0$ and OLI = 0 then CT counts continuously from 0 to 15, otherwise it is 0.

```
1. \langle \mathsf{WCP} \square \rangle_0 = 0;
```

```
2. \langle \mathsf{WCP} \square \rangle is nondecreasing in the sense that \langle \mathsf{WCP} \square \rangle_{i+1} \in \{\langle \mathsf{WCP} \square \rangle_i, 1 + \langle \mathsf{WCP} \square \rangle_i\};
```

```
3. IF \langle WCP \square \rangle_i = 0 THEN the whole row is null;
```

4. IF
$$\langle \mathsf{WCP} \square \rangle_{i+1} \neq \langle \mathsf{WCP} \square \rangle_i$$
 THEN $\mathsf{CT}_{i+1} = 0$;

5. IF
$$\langle WCP \square \rangle_i \neq 0$$
 THEN

(a) **W**
$$OLI_i = 1$$
 THEN $\langle WCP \square \rangle_{i+1} = 1 + \langle WCP \square \rangle_i$;

(b) IF
$$OLI_i = 0$$
 THEN

i. If
$$\mathsf{CT}_i \neq \mathbf{15}$$
 then $\mathsf{CT}_{i+1} = 1 + \mathsf{CT}_i$
ii. If $\mathsf{CT}_i = \mathbf{15}$ then $\langle \mathsf{WCP} \square \rangle_{i+1} = 1 + \langle \mathsf{WCP} \square \rangle_i$

6. IF
$$OLI = 0$$
 THEN $CT_N = 15$.

9.2.2 Counter constancy constraints

We declare a column X to be **counter-constant** if it satisfies

$$\mathsf{CT}_i \neq 0 \implies \mathsf{X}_i = \mathsf{X}_{i-1}.$$

We impose that the following bit columns [1], [2], [3], [4] be counter-constant. Note that imported columns are automatically counter-constant. Note furthermore that counter-constancy for [1] and [2] follows from section 9.2.5.

9.2.3 Byte decompositions, bytehood and binaryness

We enforce "byte accumulation constraints" for k = 1, ..., 6:

```
1. IF CT_i = 0 THEN ACC_k_i = BYTE_k_i;
```

2. IF
$$CT_i \neq 0$$
 THEN $ACC_k_i = 256 \cdot ACC_k_{i-1} + BYTE_k_i$;

We further ask that k = 1, ..., 6 the BYTE_k columns contain bytes. We also ask that B, B, B, B be binary columns, i.e. $Bk \cdot (1 - Bk) \equiv 0$.

9.2.4 **OLI** constraints

We constrain the OLI column:

1. OLI is binary;

2. IF
$$\langle \mathsf{INST} \rangle_i = \mathsf{EQ} \ \mathsf{THEN} \ \mathsf{OLI}_i = 1$$

3. IF
$$\langle \mathsf{INST} \rangle_i = \mathsf{ISZERO}$$
 THEN $\mathsf{OLI}_i = 1$

4. IF
$$(\langle \mathsf{INST} \rangle_i \neq \mathsf{EQ} \ \mathsf{AND} \ \langle \mathsf{INST} \rangle_i \neq \mathsf{ISZERO}) \ \mathsf{THEN} \ \mathsf{OLl}_i = 0$$

9.2.5 Target constraints

We first settle the behaviour of the first two bit columns:

1. IF WCP $\square_i \neq 0$ THEN

$$\begin{cases} \text{ if } \langle \mathsf{ARG1}^{\mathsf{hi}} \rangle_i = \langle \mathsf{ARG2}^{\mathsf{hi}} \rangle_i \text{ then } \llbracket 1 \rrbracket_i = 1 \\ \text{ if } \langle \mathsf{ARG1}^{\mathsf{hi}} \rangle_i \neq \langle \mathsf{ARG2}^{\mathsf{hi}} \rangle_i \text{ then } \llbracket 1 \rrbracket_i = 0 \\ \text{ if } \langle \mathsf{ARG1}^{\mathsf{lo}} \rangle_i = \langle \mathsf{ARG2}^{\mathsf{lo}} \rangle_i \text{ then } \llbracket 2 \rrbracket_i = 1 \\ \text{ if } \langle \mathsf{ARG1}^{\mathsf{lo}} \rangle_i \neq \langle \mathsf{ARG2}^{\mathsf{lo}} \rangle_i \text{ then } \llbracket 2 \rrbracket_i = 0 \end{cases}$$

We fix the targets of the accumulator columns:

- 2. IF $CT_i = 15$ THEN
 - (a) the first four accumulator columns provide the byte decompositions of the arguments, i.e.

$$\begin{cases} \mathsf{ACC}_1_i = \langle \mathsf{ARG1}^{\mathsf{hi}} \rangle_i \\ \mathsf{ACC}_2_i = \langle \mathsf{ARG1}^{\mathsf{lo}} \rangle_i \\ \mathsf{ACC}_3_i = \langle \mathsf{ARG2}^{\mathsf{hi}} \rangle_i \\ \mathsf{ACC}_4_i = \langle \mathsf{ARG2}^{\mathsf{lo}} \rangle_i \end{cases}$$

(b) the remaining two accumulator columns compute certain nonnegative adjusted differences, i.e.

$$\left\{ \begin{array}{l} \mathsf{ACC_5}_i \ = \ (2 \cdot [\![3]\!] - 1) \cdot \left(\langle \mathsf{ARG1}^\mathsf{hi} \rangle_i - \langle \mathsf{ARG2}^\mathsf{hi} \rangle_i \right) - [\![3]\!]_i \\ \mathsf{ACC_6}_i \ = \ (2 \cdot [\![4]\!] - 1) \cdot \left(\langle \mathsf{ARG1}^\mathsf{lo} \rangle_i - \langle \mathsf{ARG2}^\mathsf{lo} \rangle_i \right) - [\![4]\!]_i \end{array} \right.$$

In other words:

$$\begin{cases} & [\![3]\!]_i = 1 \iff \langle \mathsf{ARG1}^\mathsf{hi} \rangle_i > \langle \mathsf{ARG2}^\mathsf{hi} \rangle_i \\ & [\![3]\!]_i = 0 \iff \langle \mathsf{ARG1}^\mathsf{hi} \rangle_i \leq \langle \mathsf{ARG2}^\mathsf{hi} \rangle_i \end{cases} \\ & [\![4]\!]_i = 1 \iff \langle \mathsf{ARG1}^\mathsf{lo} \rangle_i > \langle \mathsf{ARG2}^\mathsf{lo} \rangle_i \\ & [\![4]\!]_i = 0 \iff \langle \mathsf{ARG1}^\mathsf{lo} \rangle_i \leq \langle \mathsf{ARG2}^\mathsf{lo} \rangle_i \end{cases}$$

9.2.6 Result constraints

We fix the behaviour of the result columns. The first one is always zero:

1. $\langle \mathsf{RES}^{\mathsf{hi}} \rangle_i = 0$: this constraints verifies the nullity of the high part of the result that finds itself on the stack;

The behaviour of $\langle \mathsf{RES}^{\mathsf{lo}} \rangle$ is instruction dependent:

2. IF $\langle WCP \square \rangle_i \neq 0$ THEN

(a) If
$$\mathsf{OLI}_i = 1$$
 then $\langle \mathsf{RES}^{\mathsf{lo}} \rangle_i = \mathsf{eq}_i$
(b) If $\mathsf{OLI}_i = 0$ then

i. If $\langle \mathsf{INST} \rangle_i = \mathsf{SLT}$ then $\langle \mathsf{RES}^{\mathsf{lo}} \rangle_i = \mathsf{slt}_i$
ii. If $\langle \mathsf{INST} \rangle_i = \mathsf{LT}$ then $\langle \mathsf{RES}^{\mathsf{lo}} \rangle_i = \mathsf{lt}_i$
iii. If $\langle \mathsf{INST} \rangle_i = \mathsf{SGT}$ then $\langle \mathsf{RES}^{\mathsf{lo}} \rangle_i = 1 - \mathsf{lt}_i$
iv. If $\langle \mathsf{INST} \rangle_i = \mathsf{GT}$ then $\langle \mathsf{RES}^{\mathsf{lo}} \rangle_i = 1 - \mathsf{slt}_i$

where we use the short-hands $\operatorname{\sf eq}_i := [\![1]\!]_i \cdot [\![2]\!]_i$, $\operatorname{\sf slt}_i := [\![3]\!]_i + [\![1]\!]_i \cdot [\![4]\!]_i$ and $\operatorname{\sf lt}_i := \operatorname{\sf eq}_i + \operatorname{\sf slt}_i$.

Chapter 10

Binary

10.1 Constraint set for the Binary module.

We list Binary module specific terms and where to find their definitions: **pivot-instructions 10.1.1** and **shift-instructions 10.1.1**, **COUNTER-cycle 10.1.2**, **locally-constant column 10.1.4** and **stamp-constant column 10.1.4**, **micro-shift COUNTER-cycle** and **macro-shift COUNTER-cycles** of shift-instructions.

Some constraints are repeats. We have highlighted them like so.

10.1.1 Binary Instructions

In this module we deal with the following instructions:

AND	XOR	SHL	SAR	BYTE
OR	NOT	SHR	SGNX	

(Note. We write SGNX to mean SIGNEXTEND) Most complexity comes from the **pivot-instructions** (i.e. SIGNEXTEND and BYTE) and the **shift-instructions** (i.e. SHL, SHR, and SAR.) The term "pivot-instruction" was chosen because the execution of both SIGNEXTEND and BYTE requires extracting a particular byte (the PIVOT_BYTE) from the second argument of the instruction which then plays a key role.

10.1.2 Columns

Our arithmetization uses the following columns:

1. COUNTER: goes from 31 to 0, decreasing by 1 with every row, and reseting to 31 after hitting 0; must start with 31 and end with 0; abbreviated to CT;

We call **COUNTER-cycle** any set of 32 consecutive rows where the first value of **COUNTER** is 31 (and its final value is 0). Instructions operate byte by byte, and thus take a multiples of 32 rows to execute: AND, OR, XOR, NOT, SGNX and BYTE take 1 COUNTER-cycle to execute, SHL, SHR and SAR take 6. Columns that remain constant along COUNTER-cycles are called **locally-constant**.

The following are three locally-constant bit columns. They are used during the macro-shift COUNTER-cycles of shift-instructions.

- 2. BIT_0: locally-constant binary column; abbreviated to [0]; we set $[0]^{\vee} = 1 [0]$;
- 3. BIT_1: locally-constant binary column; abbreviated to [1]; we set $[1]^{\vee} = 1 [1]$;

4. BIT_2: locally-constant binary column; abbreviated to [2]; we set $[2]^{\vee} = 1 - [2]$;

A row index i with $\mathsf{COUNTER}_i = \llbracket 0 \rrbracket_i = \llbracket 1 \rrbracket_i = \llbracket 2 \rrbracket_i = 0$ marks the end of an instruction, and a new instruction starts at row i+1. This coincides with jumps in $\mathsf{BINARY_STAMP}$ (see below). A non shift-instruction initializes these bits to $\llbracket 2 \rrbracket \llbracket 1 \rrbracket \llbracket 0 \rrbracket = 000$, a shift-instruction initializes them to $\llbracket 2 \rrbracket \llbracket 1 \rrbracket \llbracket 0 \rrbracket = 101$ (the binary digits of 5).

5. BINARY_STAMP: locally-constant column; increases by 1 with every new binary instruction; must start with 0; abbreviated to BS;

Columns that remain constant while BS remains constant are called **stamp-constant**.

The next batch of columns pertains to the (one or two) inputs and outputs (results) of an instruction and their byte decompositions.

- 6. INPUT_1: locally-constant column; contains the EVM word on top of the stack when the instruction begins; sometimes abbreviated to 11;
- 7. INPUT_2: locally-constant column; when INST \neq NOT it is the second item on the stack from the top; when INST = NOT it is zero; abbreviated to 12;
- 8. RES: locally-constant column; for non shift-instruction will contain the result of the instruction; for shift-instructions it contains the result of the instruction but only during the instruction's final COUNTER-cycle;
- 9. PREFIX_1: initialized with the leading byte of INPUT_1; grows by one byte with every row until COUNTER resets; abbreviated to P1;
- 10. PREFIX_2: initialized with the leading byte of INPUT_2; grows by one byte with every row until COUNTER resets; abbreviated to P2;
- 11. PREFIX_RES: initialized with the leading byte of RES; grows by one byte with every row until COUNTER resets; abbreviated to PR;
- 12. BYTE_1: bytes of INPUT_1 listed from most significative to least significative; abbreviated to B1:
- 13. BYTE_2: same but for INPUT_2; abbreviated to B2;
- 14. BYTE_RES: same but for RES; abbreviated to BR.

The following are technically useful columns.

- 15. ZERO_BACP: BACP stands for Beyond A Certain Point; any COUNTER-cycle of this column contain nonzero values (possibly none) followed by zeros (at least one); the amount of nonzero values in a COUNTER-cycle depends on ZERO_BACP_PARAM;
- 16. ZERO_BACP_PARAM: locally-constant column; value $\in \{0, ..., 31\}$ that marks the first time ZERO_BACP vanishes within the COUNTER-cycle; i.e. ZERO_BACP_PARAM+1 is the number of zeros in a COUNTER-cycle's worth of ZERO_BACP; sometimes abbreviated to ZP;
- 17. BYTE_BITS: binary column which plays a role in shift-instructions and pivot-instructions; abbreviated to BB;
- 18. PIVOT_BYTE: locally-constant column that contains a byte; used in pivot-instructions (if IN-PUT_1 is in range): for SGNX instructions it contains the byte containing the sign bit, for BYTE instructions it contains the byte that will be output in the end; abbreviated to PB;

Interpretation of BB. During the micro-shift COUNTER-cycle of a shift-instruction BB is 24 zeros followed by the 8 bits of INPUT_1 least significant byte. This COUNTER-cycle's worth of BB is repeated for the 5 following macro-shift COUNTER-cycles. For pivot-instructions the 16 final bits are the bit decompositions of the pivot PIVOT_BYTE followed by the bit decompositions of INPUT_1's least significant byte. For non shift-instructions and non pivot-instructions BB is 0.

Let us write b_7, \ldots, b_1, b_0 for the final 8 bits of BB in a given COUNTER-cycle. For shift-instructions and pivot-instructions these represent the 8 bits of the least significant byte of the first argument of the shift-instruction. The last three are combined together to form

LOW_3 =
$$4 \cdot b_2 + 2 \cdot b_1 + b_0 \in \{0, 1, \dots, 7\}.$$

NOTE. There is no LOW_3 column.

The **micro-shift** parameter μSHP (which controls bit shifting within bytes) is deduced from it (and the shift direction boolean SHD) as explained below. The remaining 5 bits in BYTE_BITS control branching behaviour of the 5 COUNTER-cycles that follow, i.e. the **macro-shift** COUNTER-cycles i.e. shifting by whole bytes. They are inserted in the DB column as needed.

For the pivot-instruction, the penultimate 8 bits of BB in the COUNTER-cycle are the bits of the pivot byte PB of the instruction, i.e. the byte of the second argument which contains the sign bit. The first one of these is thus the sign bit, and we store it in NEG (introduced below).

- 19. DECISION_BIT: locally-constant binary column; used in shift-instructions where it is made to contain, in succession, the 5 leading bits of the least significant byte of INPUT_1; abbreviated to DB;
- 20. NEG: stamp-constant binary column; used for SIGNEXTEND instructions where it contains the sign bit of the pivot byte;
- 21. IN_RANGE_FLAG: stamp-constant binary column; for shift-instructions it equals 1 if and only if INPUT_1 \in [0, 256], i.e. if INPUT_1 equals its least significant byte; for pivot-instructions instructions it equals 1 if and only if INPUT_1 \in [0, 32]; abbreviated to IRF;

If SHIFT_FLAG = 1 and IN_RANGE_FLAG = 0 (i.e. if INPUT_1 ≥ 256) then we are shifting INPUT_2, a 256 bit integer, by at least 256 bits; for both SHL and SHR instructions this means that and the result is 0; for SAR the result is 0 if the sign bit (i.e. the leading bit of INPUT_2) is 0 while it is $0xfff\cdots ff$ (a string of 64 f's) if the sign bit is 1.

If PIVOT_FLAG = 1 and IN_RANGE_FLAG = 0 (i.e. if INPUT_1 \geq 32) then the BYTE instruction returns 0 while the SGNX instruction returns INPUT 2 as is.

What follows are columns related to the micro-shift COUNTER-cycle of a shift-instruction.

22. μ SHIFT_FLAG: locally-constant binary column; is zero except during the micro-shift COUNTER-cycle of a shift-instruction when it equals 1; abbreviated to μ SHF;

NOTE. μ SHF is redundant: it coincides with $[2] \cdot [1]^{\vee} \cdot [0]$. We keep it around for sheer convenience.

- 23. μ SHIFT_PARAM: stamp-constant column with values in $\in \{0, 1, ..., 7, 8\}$; holds the microshift parameter that determines the bit shift to apply to individual bytes during the microshift COUNTER-cycle of a shift-instruction; equals LOW_3 $\in \{0, 1, ..., 7\}$ if SHD = 1; equals $8 \text{LOW}_3 \in \{1, ..., 7, 8\}$ if SHD = 0; abbreviated to μ SHP;
- 24. $^{\diamond}$ SPLIT_AND_SHIFTED_PREFIX: deduced from INPUT_2 and μ SHP using a look up table; abbreviated to $^{\diamond}$ SNS_PREFIX;
- 25. $^{\diamond}$ SPLIT_AND_SHIFTED_SUFFIX: deduced from INPUT_2 and μ SHP using a look up table; abbreviated to $^{\diamond}$ SNS_SUFFIX;

26. ONES: deduced from INPUT_2 and μ SHP using a look up table; it is used for SAR instructions; contains an integer from the set

used to pad the first right shifted byte in case its leading bit is 1.

What follows are the instruction column and instruction decoded flag columns.

- 27. INST: stamp-constant column; contains instruction opcodes.
- 28. AND_FLAG: binary column deduced from INST by lookup table; lights up for AND instructions; abbreviated to ANDF;
- 29. OR_FLAG: binary column deduced from INST by lookup table; lights up for OR instructions; abbreviated to ORF:
- 30. XOR_FLAG: binary column deduced from INST by lookup table; lights up for XOR instructions; abbreviated to XORF;
- 31. NOT_FLAG: binary column deduced from INST by lookup table; lights up for NOT instructions; abbreviated to NOTF;
- 32. SHIFT_FLAG: binary column deduced from INST by lookup table; lights up shift-instructions, i.e. for SHL, SHR and SAR; abbreviated to SHF;
- 33. SHIFT_DIRECTION: binary column deduced from INST by lookup table; equals 1 for all instructions except for SHL when it equals 0; abbreviated to SHD;
- 34. SAR_FLAG: binary column deduced from INST by lookup table; lights up for SAR instructions; abbreviated to SARF;
- 35. PIVOT_FLAG: binary column deduced from INST by lookup table; lights up pivot-instructions, i.e. BYTE and SGNX; abbreviated to PF;
- 36. SIGNEXTEND_FLAG: binary column deduced from INST by lookup table; lights up for the SGNX instruction; abbreviated to SGNXF.

What follows are plookup obtained columns that contain the results of bit operations on pairs of bytes.

- 37. AND: contains the bit-wise AND of BYTE 1 and BYTE 2;
- 38. OR: contains the bit-wise OR of BYTE_1 and BYTE_2;
- 39. XOR: contains the bit-wise XOR of BYTE_1 and BYTE_2;
- 40. NOT: contains the bit-wise NOT of BYTE_1.

10.1.3 Lookup tables and Plookup constraints

Binary instruction decoder

The following columns are obtained by instruction decoding the INST column using the binary instruction decoder 10.1.

- 1. AND_FLAG
- 3. XOR_FLAG

5. SHIFT_FLAG

2. OR_FLAG

- 4. NOT_FLAG,
- 6. SHIFT_DIRECTION

Inst	ANDF	ORF	XORF	NOTF	SHF	SHD	SARF	PF	SGNXF
AND	1	0	0	0	0	1	0	0	0
OR	0	1	0	0	0	1	0	0	0
XOR	0	0	1	0	0	1	0	0	0
NOT	0	0	0	1	0	1	0	0	0
SHR	0	0	0	0	1	1	0	0	0
SAR	0	0	0	0	1	1	1	0	0
SHL	0	0	0	0	1	0	0	0	0
SGNX	0	0	0	0	0	1	0	1	1
BYTE	0	0	0	0	0	1	0	1	0

Figure 10.1: Binary instruction decoder.

7. SAR_FLAG,

8. PIVOT_FLAG

9. SIGNEXTEND_FLAG.

NOTE. These are (technically) stamp-constant binary columns, but since they are obtained by instruction decoding there is no need to enforce either of these constraints.

AND, OR, XOR and NOT lookup table

The values in the AND, OR, XOR and NOT columns are deduced from the bytes in the BYTE_1 and BYTE_2 columns by means of a lookup table of the form

BYTE_1					
b	b'	$b \wedge b'$	$b \lor b'$	$\mathtt{b} \oplus \mathtt{b}'$	¬ b

where the first two arguments run through all pairs of bytes (b,b').

Split and shifted prefix and suffix and ones

The $^{\diamond}$ SPLIT_AND_SHIFTED_PREFIX_i and $^{\diamond}$ SPLIT_AND_SHIFTED_SUFFIX_i columns contain the result of splitting the binary representation of the byte BYTE_2_i in two and shifting the resulting bits "to the opposite side". The $^{\diamond}$ ONES column contains a byte that is a (left aligned) sequence of one's (possibly none) followed by zero's (at least one). The associated lookup table depends on two parameters: a byte B = abcdefgh (taken from the BYTE_2 column) in big endian binary representation, and a micro-shift parameter μ SHP $\in \{0,1,2,3,4,5,6,7,8\}$.

The $^{\Diamond}$ SNS_PREFIX, $^{\Diamond}$ SNS_SUFFIX and $^{\Diamond}$ ONES columns are obtained by lookup using BYTE_2 and μ SHP according to the lookup table 10.2.

10.1.4 Technical constraints

Trivial constraints

The following constraints apply when $\mathsf{SHF}_i = 0$ and $\mathsf{PF}_i = 0$.

- 1. $ZP_i = 31$,
- 2. $BB_i = 0$,
- 3. $NEG_i = 0$,
- 4. $IRF_i = 0$,

	LEFT SHIFT										
LOW_3	♦SNS_SUFFIX	♦SNS_PREFIX									
0	00000000	abcdefgh									
1	0000000a	bcdefgh0									
2	000000ab	cdefgh00									
3	00000abc	defgh000									
4	0000abcd	efgh0000									
5	000abcde	fgh00000									
6	00abcdef	gh000000									
7	0abcdefg	h0000000									

	RIGHT SHIF	T
LOW_3	[♦] SNS_SUFFIX	[♦] SNS_PREFIX
0	abcdefgh	00000000
1	0abcdefg	h0000000
2	00abcdef	gh000000
3	000abcde	fgh00000
4	0000abcd	efgh0000
5	00000abc	defgh000
6	000000ab	cdefgh00
7	0000000a	bcdefgh0

μ SHP	[♦] SNS_SUFFIX	[♦] SNS_PREFIX	ÔNES	LB
0	abcdefgh	00000000	00000000	a
	0abcdefg	h0000000	10000000	a
2	00abcdef	gh000000	11000000	a
3	000abcde	fgh00000	11100000	a
4	0000abcd	efgh 0000	11110000	a
5	00000abc	defgh000	11111000	a
6	000000ab	cdefgh00	11111100	a
7	0000000a	bcdefgh0	11111110	a
8	00000000	abcdefgh	unspecified	a

Figure 10.2: The first two tables represent the expected $^{\Diamond}$ SNS_SUFFIX and $^{\Diamond}$ SNS_PREFIX values according to LOW_3 and shift direction. The bottom table combines the two and outputs the expected split and shifted prefixes and suffixes in terms of μ SHP. It also contains the associated $^{\Diamond}$ ONES column.

5. also constrain the BYTE_RES column:

$$\begin{split} \mathsf{BYTE_RES}_i &= \mathsf{AND}_i \cdot \mathsf{AND_FLAG}_i \\ &+ \mathsf{OR}_i \cdot \mathsf{OR_FLAG}_i \\ &+ \mathsf{NOT}_i \cdot \mathsf{NOT_FLAG}_i \\ &+ \mathsf{XOR}_i \cdot \mathsf{XOR_FLAG}_i \end{split}$$

NOTE. The first condition and the constraints for ZB (section 10.1.4) ensures that $ZB_i = 0$, too. Specifying BYTE_RES in the case $SHF_i = 1$ or $PF_i = 1$ is more complex; we deal with in the section 10.1.5 and section 10.1.6 respectively.

- 1. IF $SHF_i = 0$ THEN
 - (a) $DB_i = 0$,
 - (b) $\mu SHF_i = 0$,
 - (c) $\mu SHP \cdot = 0$
- 2. IF $PF_i = 0$ THEN $PB_i = 0$.

Binaryness constraints

Recall that a column X is **binary** if it satisfies the constraint

$$X_i \cdot (1 - X_i) = 0$$

The following columns are binary: [2], [1], [0], NEG, BB, DB, μ SHF, IRF. We thus have the following constraints:

1.
$$[2]_i \cdot (1 - [2]_i) = 0$$

2.
$$[1]_i \cdot (1 - [1]_i) = 0$$

3.
$$[0]_i \cdot (1 - [0]_i) = 0$$

4.
$$NEG_i \cdot (1 - NEG_i) = 0$$

5.
$$BB_i \cdot (1 - BB_i) = 0$$

6.
$$DB_i \cdot (1 - DB_i) = 0$$

7.
$$\mu SHF_i \cdot (1 - \mu SHF_i) = 0$$

8.
$$IRF_i \cdot (1 - IRF_i) = 0$$

COUNTER constraints

COUNTER is supposed to loop continuously from 31 down to 0.

- 1. $COUNTER_0 = 31$, i.e. we initialize COUNTER at 31,
- 2. IF COUNTER_{i-1} $\neq 0$ THEN COUNTER_i = COUNTER_{i-1} 1
- 3. IF COUNTER_{i-1} = 0 THEN COUNTER_i = 31
- 4. $COUNTER_{N-1} = 0$, i.e. COUNTER must end with 0,

Locally-constant columns

We say that a column X is locally-constant if it satisfies the following constraint:

IF COUNTER_{i-1}
$$\neq 0$$
 THEN $X_i = X_{i-1}$

The following columns are locally-constant: μ SHIFT_FLAG, [0], [1], [2], BINARY_STAMP, ZERO_BACP_PARAM, μ SHIFT_PARAM, PIVOT_BYTE, INPUT_1, INPUT_2, RES. Hence we have the following constraints:

- 1. IF COUNTER_{i-1} $\neq 0$ THEN
 - (a) $[0]_i = [0]_{i-1}$
 - (b) $[1]_i = [1]_{i-1}$
 - (c) $[2]_i = [2]_{i-1}$
 - (d) $BS_i = BS_{i-1}$
 - (e) $INPUT_1_i = INPUT_1_{i-1}$
 - (f) INPUT $_2_i = INPUT_2_{i-1}$
 - (g) $RES_i = RES_{i-1}$
 - (h) $PB_i = PB_{i-1}$
 - (i) $DB_i = DB_{i-1}$
 - (j) $\mu SHF_i = \mu SHF_{i-1}$
 - (k) $ZP_i = ZP_{i-1}$

we could have replace the condition $COUNTER_{i-1} \neq 0$ with $COUNTER_i \neq 31$.

Range proofs

We require a range proof that the columns BYTE_1, BYTE_2, BYTE_RES, PIVOT_BYTE only contains bytes, i.e. values in the range [0, 256]. This constraint is applied to the interleaved column BYTE_1 \odot BYTE_2 \odot BYTE_RES \odot PIVOT_BYTE.

NOTE. We threw PIVOT_BYTE into the mix because we don't constrain it universally (i.e. we only care about it for pivot-instructions) and so that the resulting vector has length 128 for non shift-instructions 6*128 for shift-instructions. In any case, with 2 non shift-instructions or 1 shift instructions this column has length ≥ 256 and so can be used in a Cairo-style range proof.

BYTE / PREFIX / INPUT constraints

For (B, P, I) any of the following columns triples

- 1. (BYTE_1, PREFIX_1, INPUT_1),
- 2. (BYTE_2, PREFIX_2, INPUT_2),
- 3. (BYTE_RES, PREFIX_RES, RES)

We implement the following constraints:

- 1. I is locally-constant.
- 2. IF COUNTER_i = 31, THEN $P_i = B_i$
- 3. IF COUNTER_i \neq 31, THEN P_i = 256 · P_{i-1} + B_i
- 4. IF COUNTER_i = 0, THEN $P_i = I_i$

$[\![0]\!], [\![1]\!],$ and $[\![2]\!]$ constraints

Recall the abbreviations $[0] = BIT_0$, $[1] = BIT_1$, $[2] = BIT_2$. We think of $[2]_i[1]_i[0]_i$ as being the (big endian) base 2 digits of a locally-constant counter that is initialized at 0 for non-shift-instructions and at 5 for shift-instructions. This counter, while > 0, decreases by one at the end of every COUNTER-cycle. The COUNTER-cycle where it is 0 marks the final COUNTER-cycle of the current instruction. In other words, non-shift-instructions span 1 COUNTER-cycle while shift-instructions span 6 COUNTER-cycles. In case of a shift-instruction the interpretation is as follows: the first COUNTER-cycle performs micro-shifting (i.e. bit shift within bytes), the next 5 COUNTER-cycle perform for macro-shifts (i.e. potentially moving the bytes by 1, 2, 4, 8 or 16 indices).

- 1. [0], [1] and [2] are locally-constant;
- 2. [0], [1] and [2] are binary;

NOTE. it seems reasonable that we may omit the "binaryness" conditions given what follows;

- 3. initialization of the bits:
 - (a) $[0]_0 = \mathsf{SHIFT_FLAG}_0$
 - (b) $[1]_0 = 0$
 - (c) $[2]_0 = SHIFT_FLAG_0$
- 4. IF COUNTER $_{i-1}=0$ and $[\![0]\!]_{i-1}=0$ and $[\![1]\!]_{i-1}=0$ and $[\![2]\!]_{i-1}=0$) then
 - (a) $[0]_i = SHIFT_FLAG_i$
 - (b) $[1]_i = 0$

(c)
$$[2]_i = SHIFT_FLAG_i$$

In other words, at the onset of a non shift-instructions $[2]_i[1]_i[0]_i = 000$ (i.e. 0 in binary) while at the onset of a shift-instruction, $[2]_i[1]_i[0]_i = 101$ (i.e. 5 in binary).

- 5. IF COUNTER_{i-1} = 0 AND ($[0]_{i-1} = 1$ OR $[1]_{i-1} = 1$ OR $[2]_{i-1} = 1$) THEN
 - (a) $[0]_i = 1 [0]_{i-1}$, i.e. the zero-th bit flips after every COUNTER-cycle of a shift-instruction,
 - (b) $[\![1]\!]_{i} = [\![1]\!]_{i-1} \cdot [\![0]\!]_{i-1} + (1 [\![1]\!]_{i-1}) \cdot (1 [\![0]\!]_{i-1})$, i.e. the first bit flips whenever the zero-th bit is zero.

$$\begin{cases} \mathbf{H} \ [\![0]\!]_{i-1} = 0 & \text{THEN } [\![1]\!]_i = 1 - [\![1]\!]_{i-1} \\ \mathbf{H} \ [\![0]\!]_{i-1} = 1 & \text{THEN } [\![1]\!]_i = [\![1]\!]_{i-1} \end{cases}$$

(c) $[2]_i = [2]_{i-1} \cdot ([1]_{i-1} + [0]_{i-1} - [1]_{i-1} \cdot [0]_{i-1}) + (1 - [2]_{i-1}) \cdot (1 - [1]_{i-1}) \cdot (1 - [0]_{i-1})$, i.e. the second bit flips whenever both the first and zero-th bit are both zero:

$$\begin{cases} \text{If } \left([\![0]\!]_{i-1} = 0 \text{ } \text{AND } [\![1]\!]_{i-1} = 0\right) & \text{THEN } [\![2]\!]_i = 1 - [\![2]\!]_{i-1} \\ \text{If } \left([\![0]\!]_{i-1} = 1 \text{ } \text{OR } [\![1]\!]_{i-1} = 1\right) & \text{THEN } [\![2]\!]_i = [\![2]\!]_{i-1} \end{cases}$$

In other words, after every COUNTER-cycle within a given shift-instruction the base 2 integer [2][1][0] decreases by 1;

- 6. finalization of the bits:
 - (a) $[0]_{N-1} = 0$
 - (b) $[1]_{N-1} = 0$
 - (c) $[2]_{N-1} = 0$

BINARY_STAMP constraints

- 1. BS is locally-constant;
- 2. $BS_0 = 0$, i.e. BS is initialized at 0;
- 3. IF COUNTER_{i-1} = 0 THEN

$$BS_i = BS_{i-1} + (1 - [0]_{i-1}) \cdot (1 - [1]_{i-1}) \cdot (1 - [2]_{i-1})$$

In other words, If $COUNTER_{i-1} = 0$ and $[2]_{i-1}[1]_{i-1}[0]_{i-1} = 000$ then $BS_i = BS_{i-1} + 1$, while If $COUNTER_{i-1} = 0$ and $[2]_{i-1}[1]_{i-1}[0]_{i-1} \neq 000$ then $BS_i = BS_{i-1}$

Stamp-constant columns

Let X be a column. We say that X is **stamp-constant** if it satisfies the following constraint:

The following columns are stamp-constant: INST, NEG, μ SHP, IN_RANGE_FLAG. Hence we have the following constraints:

- 1. IF BINARY_STAMP_i = BINARY_STAMP_{i-1} THEN
 - (a) $INST_i = INST_{i-1}$
 - (b) $NEG_i = NEG_{i-1}$

```
(c) \mu SHP_i = \mu SHP_{i-1}
```

(d)
$$IRF_i = IRF_{i-1}$$

Since BINARY_STAMP is locally-constant it follows that stamp-constant columns are locally-constant, too. Note that all columns that are deduced from INST by means of a lookup table (that is AND_FLAG, OR_FLAG, XOR_FLAG, NOT_FLAG, SHIFT_DIRECTION, SAR_FLAG, PIVOT_FLAG, SIGNEXTEND_FLAG) are thus automatically stamp-constant (but we don't need to include the associated constraint).

μ SHIFT_FLAG constraints

We have

- 1. μ SHF is locally-constant;
- 2. μ SHF is a binary column;
- 3. we initialize it $\mu SHF_0 = SHIFT_FLAG_0$;
- 4. **IF** COUNTER_{i-1} = 0:
 - (a) $\mathbb{P} \mathsf{BS}_i \neq \mathsf{BS}_{i-1}$ THEN $\mu \mathsf{SHF}_i = \mathsf{SHIFT_FLAG}_i$,
 - (b) IF $BS_i = BS_{i-1}$ THEN $\mu SHF_i = 0$.

In other words, $\mu \mathsf{SHF}_i = 0$ for non shift-instructions, while for shift-instructions $\mu \mathsf{SHF}_i = 1$ during the micro-shift COUNTER-cycle and $\mu \mathsf{SHF}_i = 0$ during the macro-shift COUNTER-cycles.

ZERO_BACP_PARAM constraints

We begin with the trivial case of ZP, i.e. that of a non shift-instruction and non pivot-instruction.

- 1. ZP is locally-constant;
- 2. IF $SHF_i = 0$ AND $PF_i = 0$ THEN $ZP_i = 31$

We now deal with constraining ZP for shift-instructions and then pivot-instructions.

ZP constraints for shift-instructions. During the micro-shift COUNTER-cycle of a shift-instruction $ZP_i = 7$. In the first macro-shift COUNTER-cycle we set ZP either to 0 or 30 depending on the SHIFT_DIRECTION. From then on out (ZP - cst) follows a geometric progression with ratio 2 for the remaining COUNTER-cycles of the shift-instruction (for some constant cst which depends on SHIFT_DIRECTION).

- 1. IF $SHF_i = 1$ THEN
 - (a) IF $\mu SHF_i = 1$ THEN $ZP_i = 7$;
 - (b) IF $BS_i = BS_{i-1}$ AND $COUNTER_i = 31$ THEN
 - i. IF $\mu SHF_{i-1} = 1$ THEN

$$ZP_i = 30 \cdot SHD_i$$

In other words during the first macro-shift COUNTER-cycle of a shift-instruction

$$\begin{cases} \mathbf{HF} \; \mathsf{SHD}_i = 0 : \quad \mathsf{ZP}_i = 0 \\ \mathbf{HF} \; \mathsf{SHD}_i = 1 : \quad \mathsf{ZP}_i = 30 \end{cases}$$

BS	SHF	SHD	μSHF	$[\![2]\!]$	[1]	[0]	ZP
	:		:				
x-1	?	?	0	0	0	0	?
x	1		1	1	0	1	7
x	1	0	0	1	0	0	0
x	1	0	0	0	1	1	1
x	1	0	0	0	1	0	3
x	1	0	0	0	0	1	7
x	1	0	0	0	0	0	15
x+1	?	?	μ	μ	0	μ	1
:	:	:	:	:	:	:	:

BS	SHF	SHD	μSHF	$[\![2]\!]$	[1]	[0]	ZP
	:						
x-1	?	?	0	0	0	0	?
x	1	1	1	1	0	1	7
x	1	1	0	1	0	0	30
x	1	1	0	0	1	1	29
\boldsymbol{x}	1	1	0	0	1	0	27
\boldsymbol{x}	1	1	0	0	0	1	23
\boldsymbol{x}	1	1	0	0	0	0	15
x+1	?	?	μ	μ	0	μ	1
	:			:			:

Figure 10.3: The left hand side represents the 6 COUNTER-cycles of a shift-instruction with $SHIFT_DIRECTION = 0$. The right hand side represents the 6 COUNTER-cycles of a shift-instruction with $SHIFT_DIRECTION = 1$. Every row represents a full COUNTER-cycle, i.e. 32 rows of the actual execution trace.

BS	SHF	μ SHF	SGNXF	[2]	[1]	$\llbracket 0 \rrbracket$	ZP
	:	:	:	:	:	:	
x-1	?	0	?	0	0	0	?
x	0	0	0	0	0	0	30
x+1	?	μ	?	μ	0	μ	?
	:				:		

BS	SHF	μ SHF	SGNXF	[2]	[1]	$\llbracket 0 rbracket$	ZP
:	:		:		:	:	
x-1	?	0	?	0	0	0	?
x	0	0	1	0	0	0	?
x+1	?	μ	?	μ	0	μ	?

Figure 10.4: The table on the left represents the 1 COUNTER-cycle of an instruction that is neither a shift-instruction nor a SIGNEXTEND instruction. The table on the right represents the 1 COUNTER-cycle of a SIGNEXTEND instruction.

ii. If
$$\mu \mathsf{SHF}_{i-1} = 0$$
 then
$$\mathsf{ZP}_i - 1 + 32 \cdot \mathsf{SHD}_i = 2 \cdot (\mathsf{ZP}_{i-1} - 1 + 32 \cdot \mathsf{SHD}_{i-1})$$
 (NOTE. $\mathsf{SHD}_i = \mathsf{SHD}_{i-1}$ since SHD is stamp-constant.) In other words
$$\begin{cases} \mathsf{IIV} \; \mathsf{SHIFT_DIRECTION}_i = 0 : & \mathsf{ZP}_i + 1 = 2 \cdot (\mathsf{ZP}_{i-1} + 1) \\ \mathsf{IIV} \; \mathsf{SHIFT_DIRECTION}_i = 1 : & 31 - \mathsf{ZP}_i = 2 \cdot (31 - \mathsf{ZP}_{i-1}) \end{cases}$$

In other words along shift-instructions the values of ZP evolve as follows While for non shift-instructions it evolves as follows:

ZP constraints for pivot-instructions. We deal with this case in section 10.1.6.




Figure 10.5: Pattern of nonzero values vs zeros in the ZERO_BACP column. Both the left hand side and right hand side represent the ZERO_BACP column (as rows rather than columns) during the 6 COUNTER-cycles of a shift-instruction. The first row is the micro-shift COUNTER-cycle: in both cases there are 24 nonzero values followed by 8 zeros. The following rows (columns) on the left hand side represent the pattern for SHL full byte shifting. The green values are nonzero and are those indices that will be made to contain bytes. The columns on the right hand side represent the pattern for SHR full byte shifting. The yellow values are zero and are at those indices that will be made to contain bytes.

ZERO_BACP constraints

A COUNTER-cycle's worth of ZERO_BACP values contains a string of nonzero values (possibly none) followed by zeros (at least one), i.e. it looks like so (with * indicating nonzero values)

COUNTER	 31	30	 p+1	р	p-1	 1	0	31
ZERO_BACP_PARAM	р	р	р	р	р	 р	р	
ZERO_BACP	 *	*	 *	0	0	 0	0	

- 1. IF COUNTER_i = 31, THEN $ZB_i = CT_i ZP_i$
- 2. W COUNTER_i $\neq 31$, THEN $ZB_i = ZB_{i-1} \cdot (CT_i ZP_i)$

BYTE_BITS constraints

We ask that BB satisfy the following constraints:

- 1. BB is a binary column;
- 2. IF $SHF_i = 0$ AND $PF_i = 0$ THEN $BB_i = 0$;
- 3. IF $SHF_i = 1$:
 - (a) IF $\mu SHF_i = 1$ AND $ZB_i \neq 0$ THEN $BB_i = 0$;
 - (b) IF $\mu SHF_i = 1$ AND COUNTER $_i = 0$ THEN

$$\mathsf{BYTE_1}_i = \sum_{k=0}^7 2^k \cdot \mathsf{BB}_{i-k}$$

Recall that during the micro-shift phase of a shift-instruction ZP = 7. The above two constraints thus mean the following: the values in BB during the micro-shift COUNTER-cycle of a shift-instruction are comprised of the 24 zeros followed by 8 bits that are the bit decomposition of the least significant byt of INPUT_1.

(c) IF
$$\mu SHF_i = 0$$
 THEN $BB_i = BB_{i-32}$

i.e. one transfers bits from the previous COUNTER-cycle of BB to the next COUNTER-cycle.

- 4. IF $PF_i = 1$:
 - (a) **IF** COUNTER $_i = 0$ THEN

$$\begin{cases} \mathsf{BYTE_1}_i = \sum_{k=0}^7 2^k \cdot \mathsf{BB}_{i-k} \\ \mathsf{PB}_i = \sum_{k=0}^7 2^k \cdot \mathsf{BB}_{i-8-k} \in \llbracket 0, 256 \rrbracket \end{cases}$$

The above two constraints thus mean the following: the final 8 bits in BB are the bit decomposition of the least significant byt of INPUT_1, and the 8 bits preceding them are the bit decomposition of the pivot byte. We reproduce these constraints later in context 10.1.6.

DECISION_BIT constraints

DB is a locally-constant binary column. For non shift-instruction, DB is zero. During the micro-shift COUNTER-cycle of a shift-instruction DB is zero. During the macro-shift COUNTER-cycles of a shift-instruction DB will contain in sequence the 5 most significant bits of the byte that is recorded in the last 8 bits of BB.

- 1. DB is locally-constant:
- 2. DB is a binary column;
- 3. IF $SHF_i = 0$ THEN $DB_i = 0$:
- 4. IF $SHF_i = 1$ THEN:
 - (a) IF $\mu SHF_i = 1$ THEN $DB_i = 0$:
 - (b) IF $\mu SHF_i = 0$ AND COUNTER $_i = 0$ THEN

$$\begin{array}{lll} \mathsf{DB}_{i} & = & [\![2]\!]_{i} \cdot [\![1]\!]_{i}^{\vee} \cdot [\![0]\!]_{i}^{\vee} \cdot \mathsf{BB}_{i-3} \\ & + & [\![2]\!]_{i}^{\vee} \cdot [\![1]\!]_{i} \cdot [\![0]\!]_{i} \cdot \mathsf{BB}_{i-4} \\ & + & [\![2]\!]_{i}^{\vee} \cdot [\![1]\!]_{i} \cdot [\![1]\!]_{i}^{\vee} \cdot \mathsf{BB}_{i-5} \\ & + & [\![2]\!]_{i}^{\vee} \cdot [\![1]\!]_{i}^{\vee} \cdot [\![0]\!]_{i} \cdot \mathsf{BB}_{i-6} \\ & + & [\![2]\!]_{i}^{\vee} \cdot [\![1]\!]_{i}^{\vee} \cdot [\![0]\!]_{i}^{\vee} \cdot \mathsf{BB}_{i-7} \end{array}$$

(Recall the convention $[\![k]\!]^{\vee} = 1 - [\![k]\!]$, for k = 0, 1, 2.)

I.e. in the first macro-shift CT-cycle, DB contains LSB₃, in the second one, LSB₄, in the third one, LSB₅, in the fourth one, LSB₆ and in the fifth one, LSB₇. Here the LSB_i, i = 0, ..., 7, are the big endian base 2 digits of the least significant byte LSB of the first argument of the shift-instruction (INPUT_1.)




Figure 10.6: The above represents the 6 COUNTER-cycles of a shift-instruction. The first COUNTER-cycle is the micro-shift cycle. The values in the BB column during the first COUNTER-cycle are reproduced in the BB column of the 5 macro-shift COUNTER-cycles of the instruction. Green boxes represent zeros. Monochrome boxes represent locally-constant columns.

IN_RANGE_FLAG constraints

The IN_RANGE_FLAG column tests whether INPUT_1 is in range. This is only relevant for pivot-instructions and shift-instructions. Depending on the instruction this means different things.

- 1. IRF is a binary flag;
- 2. IRF is stamp-constant;
- 3. IF $SHF_i = 0$ AND $PF_i = 0$ THEN $IRF_i = 0$;

For shift-instructions "INPUT_1 in range" means INPUT_1 $\in [0, 256]$:

4. IF $SHF_i = 1$ AND $\mu SHF_i = 1$ AND $COUNTER_i = 0$ THEN

$$\begin{cases} \textbf{ii'} \; \mathsf{INPUT_1}_i = \mathsf{BYTE_1}_i: \; \; \mathsf{IN_RANGE_FLAG}_i = 1 \\ \textbf{ii'} \; \mathsf{INPUT_1}_i \neq \mathsf{BYTE_1}_i: \; \; \mathsf{IN_RANGE_FLAG}_i = 0 \end{cases}$$

i.e. during the final step of the micro-shift COUNTER-cycle of a shift-instruction we compare INPUT_1 with its least significant byte and if they agree (i.e. if INPUT_1 is a byte) then IN_RANGE_FLAG is set to 1, otherwise to 0;

NOTE. we can drop the condition "SHF_i = 1" since " μ SHF_i = 1" can only occur during (the micro shift phase of) a shift-instruction;

For pivot-instructions "INPUT_1 in range" means INPUT_1 $\in [0, 32[:]]$

5. IF $PF_i = 1$ AND $COUNTER_i = 0$ THEN

$$\begin{cases} \text{II' INPUT_1}_i = \sum_{k=0}^4 2^k \cdot \mathsf{BB}_{i-k}: & \mathsf{IRF}_i = 1 \\ \text{II' INPUT_1}_i \neq \sum_{k=0}^4 2^k \cdot \mathsf{BB}_{i-k}: & \mathsf{IRF}_i = 0 \end{cases}$$

Indeed, for pivot-instructions the final 8 bits of the BB column contain the bits of the least significant byte of INPUT 1.

μ SHIFT_PARAM constraints.

 μ SHP contains the micro-shift parameter which is used for byte slicing. As such, its value only matters for shift-instructions. Furthermore its value depends on whether it's a right shift (i.e. SHR and SAR) or a left shift (i.e. SHL). By construction it is a number in the range $\{0, 1, \dots, 8\}$.

- 1. μ SHP is stamp-constant:
- 2. IF $SHF_i = 0$ THEN $\mu SHP_i = 0$;
- 3. If $\mathsf{SHF}_i = 1$ and $\mu \mathsf{SHF}_i = 1$ and $\mathsf{COUNTER}_i = 0$ then

$$\begin{cases} \mathbf{H}^{\epsilon} \operatorname{SHD}_i = 1: & \mu \operatorname{SHP}_i = \sum_{k=0}^2 2^k \cdot \operatorname{BB}_{i-k} \\ \mathbf{H}^{\epsilon} \operatorname{SHD}_i = 0: & \mu \operatorname{SHP}_i = 8 - \sum_{k=0}^2 2^k \cdot \operatorname{BB}_{i-k} \end{cases}$$

i.e. we set SHD at the last row of the micro-shift COUNTER-cycle of a shift-instruction.

10.1.5 Shift-instruction constraints

The micro-shift COUNTER-cycle (i.e. first COUNTER-cycle of a shift-instruction i.e. the COUNTER-cycle where $\mu \text{SHF} = 1$) uses the plookup justified shifted prefixes and suffixes (as well as the $^{\Diamond}$ ONES column in case of a SAR instruction) to compute the bytes of the micro-shifted word INPUT_2. The results are stored in the BYTE_RES column.

The following 5 COUNTER-cycles of a shift-instruction (i.e. its macro-shift COUNTER-cycles) do three things:

- 1. they copy the previous COUNTER-cycle's BYTE_RES column into the current COUNTER-cycle's BYTE 1 column
- 2. they insert the right/left shifted version of the previous COUNTER-cycle's BYTE_RES column into the current COUNTER-cycle's BYTE_2 column
- 3. depending on the current COUNTER-cycle's DECISION_BIT column they copy (the current COUNTER-cycle's) BYTE_1 or BYTE_2 into (the current COUNTER-cycle's) BYTE_RES.

Micro-shift constraints

The following constraints apply when
$$\mathsf{SHF}_i = 1$$
 and $\mu \mathsf{SHF}_i = 1$.

- 1. IF $SHD_i = 1$ (i.e. micro shift phase of a SHR or SAR instruction) THEN
 - (a) IF COUNTER_i = 31:
 - i. Pad the leading BYTE_RES with the appropriate number of ones during the micro-shift phase of a SAR instruction:

$$\mathsf{BYTE_RES}_i = {}^{\Diamond}\mathsf{SPLIT_AND_SHIFTED_SUFFIX}_i \\ + \mathsf{SAR_FLAG}_i \cdot {}^{\Diamond}\mathsf{ONES}_i \cdot {}^{\downarrow}\mathsf{EB}_i$$

- ii. Set NEG_i : NEG_i =SAR_FLAG_i·LB_i i.e. NEG_i = 0 unless we are doing a SAR instruction and the leading bit of INPUT_2 is 1, in which case NEG_i = 1
- (b) ELSEIF COUNTER_i $\neq 31$:

$$\mathsf{BYTE_RES}_i = {}^{\Diamond}\mathsf{SPLIT_AND_SHIFTED_SUFFIX}_i + {}^{\Diamond}\mathsf{SPLIT_AND_SHIFTED_PREFIX}_{i-1}$$

- 2. IF $SHD_i = 0$ (i.e. micro shift phase of a SHL instruction) then
 - (a) **IF** COUNTER_i \neq 0:

$$\mathsf{BYTE_RES}_i = {}^{\Diamond}\mathsf{SPLIT_AND_SHIFTED_PREFIX}_i + {}^{\Diamond}\mathsf{SPLIT_AND_SHIFTED_SUFFIX}_{i+1}$$

(b) ELSEIF COUNTER_i = 0:

$$\mathsf{BYTE_RES}_i = {}^{\Diamond}\mathsf{SPLIT_AND_SHIFTED_PREFIX}_i$$

Macro-shift constraints

The following constraints apply when
$$SHF_i = 1$$
 AND $\mu SHF_i = 0$.

1. IF IN RANGE $FLAG_i = 0$:

$$\begin{cases} \mathsf{BYTE}_1_i = 0 \\ \mathsf{BYTE}_2_i = 0 \\ \mathsf{BYTE}_\mathsf{RES}_i = 255 \cdot \mathsf{NEG}_i \end{cases}$$

NOTE. Recall that for shift-instructions NEG can only be nonzero for a SAR instruction.

In other words, if the instruction requires us to shift by ≥ 256 bits, the result of the shift-instruction will be zero in all cases except when executing a SAR instruction on a negative second argument, in which case the expected result is -1, i.e. $Oxf f \cdots f$ a string of 64 f's. The second argument is negative *iff* the leading bit of the second input of the instruction is 1 (i.e. INPUT_2 from the micro-shift COUNTER-cycle represents a negative integer), i.e. if $NEG_i = 1$.

- 2. IF IN_RANGE_FLAG $_i = 1$
 - (a) BYTE_{1_i} is deduced simply:

$$BYTE_1_i = BYTE_RES_{i-32}$$

In other words, after the first COUNTER-cycle of a shift (i.e. the micro-shift) the following COUNTER-cycles of that shift-instruction copy BYTE_RES from the previous COUNTER-cycle into the current COUNTER-cycle's BYTE_1 column.

(b) BYTE_2 is more involved:

i. IF SHIFT_DIRECTION =
$$0$$

A. IF ZERO_BACP_i $\neq 0$:

$$\begin{split} \mathsf{BYTE_2}_i \ \ &= \ \ [\![2]\!]_i \cdot [\![1]\!]_i^\vee \cdot [\![0]\!]_i^\vee \cdot \mathsf{BYTE_RES}_{i-32+1} \\ &+ \ [\![2]\!]_i^\vee \cdot [\![1]\!]_i \cdot [\![0]\!]_i \cdot \mathsf{BYTE_RES}_{i-32+2} \\ &+ \ [\![2]\!]_i^\vee \cdot [\![1]\!]_i \cdot [\![1]\!]_i^\vee \cdot \mathsf{BYTE_RES}_{i-32+4} \\ &+ \ [\![2]\!]_i^\vee \cdot [\![1]\!]_i^\vee \cdot [\![0]\!]_i \cdot \mathsf{BYTE_RES}_{i-32+8} \\ &+ \ [\![2]\!]_i^\vee \cdot [\![1]\!]_i^\vee \cdot [\![0]\!]_i^\vee \cdot \mathsf{BYTE_RES}_{i-32+16} \end{split}$$

$$\mathsf{BYTE}_2_i = 0$$

ii. W SHIFT_DIRECTION_i = 1
A. W ZERO_BACP_i
$$\neq$$
 0:

$$BYTE_2_i = 255 \cdot NEG_i$$

Note that $\mathsf{NEG}_i \neq 0$ during a shift-instruction can only happen for SAR instructions.

$$\begin{split} \mathsf{BYTE_2}_i &= & [\![2]\!]_i \cdot [\![1]\!]_i^\vee \cdot [\![0]\!]_i^\vee \cdot \mathsf{BYTE_RES}_{i-32-1} \\ &+ & [\![2]\!]_i^\vee \cdot [\![1]\!]_i \cdot [\![0]\!]_i \cdot \mathsf{BYTE_RES}_{i-32-2} \\ &+ & [\![2]\!]_i^\vee \cdot [\![1]\!]_i \cdot [\![1]\!]_i^\vee \cdot \mathsf{BYTE_RES}_{i-32-4} \\ &+ & [\![2]\!]_i^\vee \cdot [\![1]\!]_i^\vee \cdot [\![0]\!]_i \cdot \mathsf{BYTE_RES}_{i-32-8} \\ &+ & [\![2]\!]_i^\vee \cdot [\![1]\!]_i^\vee \cdot [\![0]\!]_i^\vee \cdot \mathsf{BYTE_RES}_{i-32-16} \end{split}$$

(c) BYTE_RES_i is deduced simply from BYTE_2_i, BYTE_1_i and DECISION_BIT_i:

$$BYTE_RES_i = DB_i \cdot BYTE_2_i + (1 - DB_i) \cdot BYTE_1_i$$

in other words,

$$\begin{cases} \mathbf{II} \quad \mathsf{DB}_i = 1: \quad \mathsf{BYTE_RES}_i = \mathsf{BYTE_2}_i \\ \mathbf{II} \quad \mathsf{DB}_i = 0: \quad \mathsf{BYTE_RES}_i = \mathsf{BYTE_1}_i \end{cases}$$

10.1.6 Pivot-instruction constraints

The following constraints apply when $\mathsf{PIVOT}_\mathsf{FLAG}_i = 1$.

We start by verifying bits from the BYTE BITS column.

1. IF COUNTER $_i = 0$ THEN:

- (a) $B1_i = \sum_{k=0}^7 2^k \cdot BB_{i-k} \in [0, 256]$
- (b) $\mathsf{PB}_i = \sum_{k=0}^7 2^k \cdot \mathsf{BB}_{i-8-k} \in \llbracket 0, 256 \rrbracket$
- (c) we specify NEG_i :

$$\begin{cases} \text{IIV SGNXF} = 1: & \text{NEG}_i = \text{BB}_{i-15} \in \{0,1\} \\ \text{IIV SGNXF} = 0: & \text{NEG}_i = 0 \end{cases}$$

The first condition verifies the final 8 bits of BB in the COUNTER-cycle as being those of the least significant byte of INPUT_1 — this matters both for pivot-instructions. The second condition verifies the preceding 8 bits as being those of PIVOT_BYTE and the third condition verifies the sign bit NEG — these two conditions only matter for SGNX.

NOTE. The first two constraints were already mentioned in section 10.1.4.

(d) we specify ZP_i :

$$\begin{cases} \mathbf{1} \text{ } \mathsf{SGNXF}_i = 1: \quad \mathsf{ZP}_i = \sum_{k=0}^4 2^k \cdot \mathsf{BB}_{i-k} \in [\![0,32[\![1]]\!] \\ \mathbf{1} \text{ } \mathsf{SGNXF}_i = 0: \quad \mathsf{ZP}_i = 31 - \sum_{k=0}^4 2^k \cdot \mathsf{BB}_{i-k} \in [\![0,32[\![1]]\!] \\ \end{cases}$$

The value of ZP depends on whether we the instruction is SGNX or BYTE. The reason for this discrepancy is that the position of the pivot byte for a SGNX instruction (i.e. the byte containing the sign bit) is defined by its offset from INPUT_2's least significant byte, while the position of the pivot byte for a BYTE instruction (i.e. the byte that the instruction selects and returns) is defined by its offset from INPUT_2's most significant byte.

NOTE. Recall that NEG, PB, ZP are locally-constant columns so the preceding constraints completely fix these columns for the full COUNTER-cycle of BYTE and SGNX instructions.

We now move on to obtaining the PB from the byte decomposition of I2.

- 2. IF ZERO_BACP $_i=0$ AND ZERO_BACP $_{i-1}\neq 0$ AND COUNTER $_i\neq 31$ THEN PIVOT_BYTE $_i=$ BYTE_2 $_i$
- 3. IF ZERO_BACP_i = 0 AND COUNTER_i = 31 THEN PIVOT_BYTE_i = BYTE_2_i

In most cases we recognize the pivot byte as the byte from the BYTE_2 column in the first row where ZB switches from a nonzero value to 0. If ZP = 31 there is no such switch, and so the above constraint corrects for that.

We now constrain BYTE_RES

4. If SGNXF_i = 1, i.e. for a SIGNEXTEND instruction, there are two cases to distinguish. If INPUT_1 isn't in range then the result is just INPUT_2 itself. If, on the other hand, INPUT_1 is in range the result may need to be padded with 0x00's or 0xff's according to the sign bit NEG:

(a) IF
$$\mathsf{IRF}_i = 0$$

$$\mathsf{BYTE} \ \ \mathsf{RES}_i = \mathsf{BYTE} \ \ 2_i$$

(b) If
$$\mathsf{IRF}_i = 1$$

$$\begin{cases} \mathsf{II}^* \ \mathsf{ZB}_i \neq 0 & \mathsf{THEN} \ \mathsf{BYTE_RES}_i = 255 \cdot \mathsf{NEG}_i \\ \mathsf{II}^* \ \mathsf{ZB}_i = 0 & \mathsf{THEN} \ \mathsf{BYTE_RES}_i = \mathsf{BYTE_2}_i \end{cases}$$

in other words, we discard all bytes from ZERO_BACP preceding the pivot byte and replace them with zeros if the sign bit of the pivot byte is 0 or with ones if the sign bit of the pivot byte is 1, and keep all bytes from ZERO_BACP following (and including) the pivot byte.

5. **W** SGNXF_i = 0, i.e. for a BYTE instruction:

$$\begin{cases} \mathbf{II''} \ \mathsf{ZB}_i \neq 0 & \mathsf{THEN} \ \mathsf{BYTE_RES}_i = 0 \\ \mathsf{II''} \ \mathsf{ZB}_i = 0 & \mathsf{THEN} \ \mathsf{BYTE_RES}_i = \mathsf{PB}_i \cdot \mathsf{IRF}_i \end{cases}$$

in other words, the first 31 bytes of the result are always zero, and the final byte is the pivot byte if INPUT_1 is in range, otherwise it's 0.

COUNTER	SGNXF	ZB	BYTE_2	РВ	ВВ	NEG	ZP	BYTE_1	BYTE_RES
31	1	*		РВ	0/1	PB_7	ZP		pad
30	1	*		PB	0/1	PB_7	ZP		pad
29	1	*		PB	0/1	PB_7	ZP		pad
28	1	*		PB	0/1	PB ₇	ZP		pad
27	1	*		PB	0/1	PB ₇	ZP		pad
26	1	*		PB	0/1	PB ₇	ZP		pad
25	1	*		PB	0/1	PB ₇	ZP		pad
24	1	*		PB	0/1	PB ₇	ZP		pad
23	1	*		PB	0/1	PB ₇	ZP		pad
22	1	*		PB	0/1	PB ₇	ZP		pad
21	1	*		PB	0/1	PB ₇	ZP		pad
20	1	0	РВ	PB	0/1	PB_7	ZP		PB
19	1	0	***	PB	0/1	PB_7	ZP		***
18	1	0	***	PB	0/1	PB_7	ZP		***
17	1	0	* * *	PB	0/1	PB_7	ZP		***
16	1	0	* * *	PB	0/1	PB_7	ZP		***
15	1	0	* * *	PB	PB_7	PB_7	ZP		***
14	1	0	***	PB	PB_6	PB_7	ZP		***
13	1	0	***	PB	PB_5	PB ₇	ZP		***
12	1	0	* * *	PB	PB_4	PB_7	ZP		***
11	1	0	* * *	PB	PB_3	PB_7	ZP		***
10	1	0	***	PB	PB_2	PB ₇	ZP		***
9	1	0	***	PB	PB_1	PB_7	ZP		***
8	1	0	***	PB	PB_0	PB ₇	ZP		***
7	1	0	* * *	PB	LSB ₇	PB_7	ZP		***
6	1	0	* * *	PB	LSB ₆	PB_7	ZP		***
5	1	0	* * *	PB	LSB_5	PB_7	ZP		***
4	1	0	***	PB	LSB_4	PB_7	ZP		***
3	1	0	***	PB	LSB ₃	PB_7	ZP		***
2	1	0	***	PB	LSB_2	PB ₇	ZP		* * *
1	1	0	***	PB	LSB ₁	PB ₇	ZP		* * *
0	1	0	***	PB	LSB_0	PB ₇	ZP	LSB	* * *
	$\overline{Loc.Cst.}$			$\overline{Loc.Cst.}$	\overline{Binary}	$\overline{Loc.Cst.}$	Loc. Cst.		
	Binary					Binary			

Figure 10.7: A full COUNTER-cycle's worth of columns of a SGNX instruction in the case where IRF = 1. Time flow is from top to bottom. The padding pad in the BYTE_RES column is either 0x00 or 0xff according to whether NEG = 0 or NEG = 1. The PB_i , i = 0, ..., 7, are the bits of the pivot byte PB, the LSB_i , i = 0, ..., 7, are the bits of the least significant byte LSB of $INPUT_1$.

Chapter 11

ALU

11.1 ALU Dispatcher

11.1.1 ALU DISPATCHER

The ALU DISPATCHER is the intermediary between the hub and the ALU256. It's role is to decompose complex arithmetic opcodes (ADD, MUL, SUB, DIV, ...) into a sequence of ADD / MUL operations to be transmitted to the ALU256.

Instructions treated

ADD	MOD	ADDMOD
MUL	EXP	MULMOD
SUB	SMOD	
DTV	CDTV	

Trace columns

Main Execution columns

- INST
- $\mathsf{ARG}^{i,\{high,low\},\mathsf{DISP}}, i \in [0,1]$: Contains the $i^{th}, i \in [1,2]$ input of the operation.
- OUT {high,low}, DISP: Contains the result of the operation to be transmitted back to the ALU DISPATCHER.
- ⟨ALU□⟩

ALU256 link columns: $i \in [0,1]$: Contains the i^{th} input of the operation. $k \in [0,3]$: Contains input for the k^{th} register.

- ALU $\Box^{k,256}$
- $^{\Diamond}$ MUL FLAG k,256
- ARG: i^{in} , i^{ingn} , i^{ingn} , $i \in [0,1]$: Contains the i^{in} , $i \in [1,2]$ input of the operation.

- OUT^{k,{high,low},256}: Contains the result of the operation to be transmitted back to the ALU DISPATCHER.
- OVERFLOW_FLAG k : is set if the ALU256 result has overflown

Instruction decoder columns These columns, combined with the INST column, should be included in the instruction decoder.

- OADD_FLAG
- ◆SUB_FLAG
- OMUL_FLAG
- [♦]DIV FLAG
- [♦]MOD_FLAG
- [♦]EXP_FLAG

Auxiliary columns for DIV/MOD/SMOD/SDIV/EXP operations

- QUOTIENTⁱ, $i \in [0,3]$: auxiliary variables that contains 128 bit decomposition of the quotient. (The quotient for the ADDMOD/MULMOD operation is a 512 bit number)
- For the SMOD/SDIV
 BIT_0, ACC_CARRY_0 are used to calullate bit decomposition of the dividend.
 BIT_1, ACC_CARRY_1 are used to calullate bit decomposition of the quotient.
- For the EXP
 BIT_0, ACC_CARRY_0 are used to calullate bit decomposition of the exponent.
- REM^{high,low} auxiliary variables that contains high and low bits of the remainder for MOD, DIV, SMOD, SDIV, ADDMOD, MULMOD.
- DIVIDEND high, low auxiliary variables that contains high and low bits of the dividend for MOD, DIV, SMOD, SDIV, ADDMOD, MULMOD.
- STEP_FLAG^j, $j \in [0,3]$: step flag for the ALU DISPATCHER (mod operation)

Constraint set

1. $\langle ALU \square \rangle$:

$$\begin{cases} \langle \mathsf{ALU} \square \rangle_0 = 0 \\ \langle \mathsf{ALU} \square \rangle_{i+1} \in \{ \langle \mathsf{ALU} \square \rangle_i, 1 + \langle \mathsf{ALU} \square \rangle_i \} \end{cases}$$

- 2. If $\langle ALU \square \rangle_i = 0$: then the entire i-th row is null; in particular the first row is all zeros;
- 3. $\mathbf{m}^{\diamond} \mathsf{ADD_FLAG}_{i} = 1$: perform an addition
 - (a) Set the inputs and results for the ALU256:

$$\begin{cases} \mathsf{ARG}_i^{j,\{high,low\},256} = \mathsf{ARG}_i^{j,\{high,low\},\mathsf{DISP}}, j \in [0,1] \\ \mathsf{OUT}_i^{\{high,low\},256} = \mathsf{OUT}_i^{\{high,low\},\mathsf{DISP}} \\ \\ \diamondsuit_{\mathsf{ADD_FLAG}_i^{0,256}} = 1 \\ \diamondsuit_{\mathsf{MUL_FLAG}_i^{0,256}} = 0 \end{cases}$$

(b) Update the ALU $\Box^{i,256}$, $i \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \,\square_i^{0,256} = \mathsf{ALU} \,\square_{i-1}^{3,256} + 1 \\ \mathsf{ALU} \,\square_i^{1,256} = \mathsf{ALU} \,\square_i^{0,256} \\ \mathsf{ALU} \,\square_i^{2,256} = \mathsf{ALU} \,\square_i^{1,256} \\ \mathsf{ALU} \,\square_i^{3,256} = \mathsf{ALU} \,\square_i^{2,256} \end{array} \right.$$

(c) Increase the ALU DISPATCHER stamp:

$$\langle \mathsf{ALU} \, \Box \rangle_{i+1} = \langle \mathsf{ALU} \, \Box \rangle_i + 1$$

- 4. **ELSEIF** \Diamond SUB_FLAG_i=1: perform a subtraction
 - (a) Set the inputs and results for the ALU256:

$$\begin{cases} \mathsf{ARG}_i^{0,\{high,low\},256} = \mathsf{OUT}_i^{\{high,low\},\mathsf{DISP}} \\ \mathsf{ARG}_i^{1,\{high,low\},256} = \mathsf{ARG}_i^{1,\{high,low\},\mathsf{DISP}} \\ \mathsf{OUT}_i^{\{high,low\},256} = \mathsf{ARG}_i^{0,\{high,low\},\mathsf{DISP}} \end{cases} \\ \\ ^{\diamondsuit} \mathsf{ADD_FLAG}_i^{0,256} = 1 \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_i^{0,256} = 0 \end{cases}$$

(b) Update the ALU^{0} , $i \in [0, 3]$

$$\begin{cases} \text{ ALU} \square_i^{0,256} = \text{ALU} \square_{i-1}^{3,256} + 1 \\ \text{ALU} \square_i^{1,256} = \text{ALU} \square_i^{0,256} \\ \text{ALU} \square_i^{2,256} = \text{ALU} \square_i^{1,256} \\ \text{ALU} \square_i^{3,256} = \text{ALU} \square_i^{2,256} \end{cases}$$

(c) Increase the ALU DISPATCHER stamp:

$$\langle \mathsf{ALU} \, \Box \rangle_{i+1} = \langle \mathsf{ALU} \, \Box \rangle_i + 1$$

- 5. **ELSEW** $^{\Diamond}$ MUL_FLAG_i=1: perform a multiplication
 - (a) Set the inputs and results for the ALU256:

$$\begin{cases} \mathsf{ARG}_i^{j,\{high,low\},256} = \mathsf{ARG}_i^{j,\{high,low\},\mathsf{DISP}}, j \in [0,1] \\ \mathsf{OUT}_i^{\{high,low\},256} = \mathsf{OUT}_i^{\{high,low\},\mathsf{DISP}} \\ \\ ^{\Diamond}\mathsf{ADD_FLAG}_i^{0,256} = 0 \\ ^{\Diamond}\mathsf{MUL_FLAG}_i^{0,256} = 1 \end{cases}$$

(b) Update the ALU $\Box^{i,256}$, $i \in [0,3]$

$$\begin{cases} \mathsf{ALU}_{i}^{0,256} = \mathsf{ALU}_{i-1}^{3,256} + 1 \\ \mathsf{ALU}_{i}^{1,256} = \mathsf{ALU}_{i}^{0,256} \\ \mathsf{ALU}_{i}^{2,256} = \mathsf{ALU}_{i}^{1,256} \\ \mathsf{ALU}_{i}^{3,256} = \mathsf{ALU}_{i}^{2,256} \end{cases}$$

(c) Increase the ALU DISPATCHER stamp:

$$\langle \mathsf{ALU} \square \rangle_{i+1} = \langle \mathsf{ALU} \square \rangle_i + 1$$

6. ELSE $^{\Diamond}$ MOD_FLAG_i=1: modulo operation The modulo operation asserts the following equality:

$$\mathsf{DIVIDEND} = MOD * \mathsf{QUOTIENT} + \mathsf{REM}; \; \mathsf{REM} < MOD$$

(a) Initialize DIVIDEND, MOD and REM columns:

$$\begin{split} \text{DIVIDEND}_i^{low} &= \mathsf{ARG}_i^{0,low,\mathsf{DISP}} \\ \text{DIVIDEND}_i^{high} &= \mathsf{ARG}_i^{0,high,\mathsf{DISP}} \\ MOD_i^{low} &= \mathsf{ARG}_i^{1,low,\mathsf{DISP}} \\ MOD_i^{high} &= \mathsf{ARG}_i^{1,high,\mathsf{DISP}} \\ \text{REM}_i^{low} &= \mathsf{OUT}_i^{low,\mathsf{DISP}} \\ \text{REM}_i^{high} &= \mathsf{OUT}_i^{high,\mathsf{DISP}} \\ \\ \text{REM}_i^{high} &= \mathsf{OUT}_i^{high,\mathsf{DISP}} \end{split}$$

(b) Set the inputs for the $register^0$ and assert that REM < MOD

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{REM}_{i}^{low} \\ \mathsf{ARG}_{i}^{0,0,high,256} = \mathsf{REM}_{i}^{high} \\ \mathsf{OUT}_{i}^{0,low,256} = MOD_{i}^{low} \\ \mathsf{OUT}_{i}^{0,high,256} = MOD_{i}^{high} \\ \end{cases} \\ \\ ^{\diamondsuit} \mathsf{ADD_FLAG}_{i}^{0,256} = 1 \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_{i}^{0,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^{0} = 0 \end{cases}$$

(c) Set the inputs for the $register^1$ in order to constrain result on $MOD * \mathsf{QUOTIENT}$

$$\begin{array}{l} er^{1} \text{ in order to constrain result of } \\ & \text{ARG}_{i}^{0,1,low,256} = \text{QUOTIENT}_{i}^{0} \\ & \text{ARG}_{i}^{0,1,high,256} = \text{QUOTIENT}_{i}^{1} \\ & \text{ARG}_{i}^{1,1,low,256} = MOD_{i}^{low} \\ & \text{ARG}_{i}^{1,1,high,256} = MOD_{i}^{high} \\ & ^{\Diamond} \text{ADD_FLAG}_{i}^{1,256} = 0 \\ & ^{\Diamond} \text{MUL_FLAG}_{i}^{1,256} = 1 \\ & \text{OVERFLOW_FLAG}^{1} = 0 \\ \end{array}$$

(d) Set the inputs for the $register^2$ in order to constrain result on $OUT^2 == DIVIDEND$

i. Set inputs

$$\begin{cases} \mathsf{ARG}_{i}^{0,2,low,256} = \mathsf{OUT}_{i}^{1,low,256} \\ \mathsf{ARG}_{i}^{0,2,high,256} = \mathsf{OUT}_{i}^{1,high,256} \\ \mathsf{ARG}_{i}^{1,2,low,256} = \mathsf{REM}_{i}^{low} \\ \mathsf{ARG}_{i}^{1,2,high,256} = \mathsf{REM}_{i}^{high} \\ \\ ^{\diamondsuit}\mathsf{ADD_FLAG}_{i}^{02,256} = 1 \\ ^{\diamondsuit}\mathsf{MUL_FLAG}_{i}^{2,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^{2} = 0 \end{cases}$$

ii.
$$^{\mathbf{II}}MOD_{i}^{low} \not= 0$$
 or $MOD_{i}^{high} \not= 0$

$$\left\{ \begin{array}{l} \mathsf{OUT}_i^{2,low,256} = \mathsf{DIVIDEND}_i^{low} \\ \mathsf{OUT}_i^{2,high,256} = \mathsf{DIVIDEND}_i^{high} \end{array} \right.$$

$$\left\{ \begin{array}{l} \mathsf{OUT}_i^{2,low,256} = 0 \\ \mathsf{OUT}_i^{2,high,256} = 0 \end{array} \right.$$

(e) Update the ALU $\square^{i,256}$, $i \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \,\square_i^{0,256} = \mathsf{ALU} \,\square_{i-1}^{3,256} + 1 \\ \mathsf{ALU} \,\square_i^{1,256} = \mathsf{ALU} \,\square_i^{0,256} + 1 \\ \mathsf{ALU} \,\square_i^{2,256} = \mathsf{ALU} \,\square_i^{1,256} + 1 \\ \mathsf{ALU} \,\square_i^{3,256} = \mathsf{ALU} \,\square_i^{2,256} \end{array} \right.$$

(f) Increase the ALU DISPATCHER stamp:

$$\langle \mathsf{ALU} \square \rangle_{i+1} = \langle \mathsf{ALU} \square \rangle_i + 1$$

- 7. ELSEIF $\Diamond DIV_FLAG_i=1$: perform a division
 - (a) Initialize DIVIDEND, MOD and QUOTIENT columns:

$$\begin{cases} & \mathsf{DIVIDEND}_i^{low} = \mathsf{ARG}_i^{0,low,\mathsf{DISP}} \\ & \mathsf{DIVIDEND}_i^{high} = \mathsf{ARG}_i^{0,high,\mathsf{DISP}} \\ & & MOD_i^{low} = \mathsf{ARG}_i^{1,low,\mathsf{DISP}} \\ & & MOD_i^{high} = \mathsf{ARG}_i^{1,high,\mathsf{DISP}} \\ & & & \mathsf{QUOTIENT}_i^0 = \mathsf{OUT}_i^{low,\mathsf{DISP}} \\ & & \mathsf{QUOTIENT}_i^1 = \mathsf{OUT}_i^{high,\mathsf{DISP}} \\ & & \mathsf{QUOTIENT}_i^1 = \mathsf{OUT}_i^{high,\mathsf{DISP}} \end{cases}$$

- (b) Same constraints as for MOD: 6b, 6c, 6d, 6e, 6f
- 8. ELSEIF $^{\Diamond}$ SMOD_FLAG_i=1:
 - (a) IF STEP_FLAG_i⁰=0 AND STEP_FLAG_i¹=0 AND STEP_FLAG_i²=0: first step:
 - i. Initialize ACC_CARRY

$$\left\{ \begin{array}{l} \mathsf{ACC_CARRY_0}_i = \mathsf{ARG}_i^{0,low,\mathsf{DISP}} \\ \mathsf{ACC_CARRY_1}_i = \mathsf{ARG}_i^{0,high,\mathsf{DISP}} \end{array} \right.$$

ii. REM, MOD and QUOTIENT remains constant

$$\begin{cases} \mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ \mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ MOD_{i+1}^{low} = MOD_i^{low} \\ MOD_{i+1}^{high} = MOD_i^{high} \\ \mathsf{QUOTIENT}_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ \mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \end{cases}$$

iii. $\overline{\mathsf{ALU}\,\Box^{k,256}}, k \in [0,3]$ remains constant

$$\left\{ \begin{array}{l} \mathsf{ALU} \bigcirc_{i}^{0,256} = \mathsf{ALU} \bigcirc_{i-1}^{3,256} \\ \mathsf{ALU} \bigcirc_{i}^{1,256} = \mathsf{ALU} \bigcirc_{i}^{0,256} \\ \mathsf{ALU} \bigcirc_{i}^{2,256} = \mathsf{ALU} \bigcirc_{i}^{1,256} \\ \mathsf{ALU} \bigcirc_{i}^{3,256} = \mathsf{ALU} \bigcirc_{i}^{2,256} \end{array} \right.$$

iv. Set STEP_COUNTER for new operation:

$$STEP_COUNTER_i = 0$$

v. Set $\langle ALU \square \rangle$ for new operation:

$$\langle \mathsf{ALU} \, \square \rangle_i = \langle \mathsf{ALU} \, \square \rangle_{i-1} + 1$$

vi. The $\langle ALU \square \rangle$ stamp remains constant:

$$\langle ALU \square \rangle_{i+1} = \langle ALU \square \rangle_i$$

vii. Set next step flags:

$$\begin{cases} STEP_FLAG_{i+1}^0 = 1 \\ STEP_FLAG_{i+1}^1 = 0 \\ STEP_FLAG_{i+1}^2 = 0 \end{cases}$$

- (b) ** STEP_FLAG $_i^0$ =1 AND STEP_FLAG $_i^1$ =0 AND STEP_FLAG $_i^2$ =0:
 - i. #* STEP_COUNTER $_i \! = \! 127$ The operation should be over

$$\left\{ \begin{array}{l} \mathsf{STEP_FLAG}_{i+1}^0 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 0 \end{array} \right.$$

ii. ELSEIF STEP_COUNTER $_{ii}^{0} \not= 127$

$$\begin{cases} \text{STEP_FLAG}_{i+1}^0 = 1 \\ \text{STEP_FLAG}_{i+1}^1 = 0 \\ \text{STEP_FLAG}_{i+1}^2 = 0 \\ \text{STEP_COUNTER}_{i+1} = \text{STEP_COUNTER}_i + 1 \end{cases}$$

iii. ACC_CARRY bit decomposition

$$\begin{cases} & \mathsf{BIT_0}_i = \mathsf{BIT_0}_i * \mathsf{BIT_0}_i \\ & \mathsf{ACC_CARRY_0}_i = 2 * \mathsf{ACC_CARRY_0}_{i+1} + \mathsf{BIT_0}_i \end{cases}$$

$$\begin{cases} & \mathsf{BIT_1}_i = \mathsf{BIT_1}_i * \mathsf{BIT_1}_i \\ & \mathsf{ACC_CARRY_1}_i = 2 * \mathsf{ACC_CARRY_1}_{i+1} + \mathsf{BIT_1}_i \end{cases}$$

iv. REM, MOD and QUOTIENT remains constant

$$\begin{cases} \mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ \mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ MOD_{i+1}^{low} = MOD_i^{low} \\ MOD_{i+1}^{high} = MOD_i^{high} \\ QUOTIENT_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ \mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \end{cases}$$

v. $\mathsf{ALU} \square^{k,256}, k \in [0,3]$ remains constant

$$\left\{ \begin{array}{l} \mathsf{ALU} \,\square_i^{0.256} = \mathsf{ALU} \,\square_{i-1}^{3.256} \\ \mathsf{ALU} \,\square_i^{1.256} = \mathsf{ALU} \,\square_i^{0.256} \\ \mathsf{ALU} \,\square_i^{2.256} = \mathsf{ALU} \,\square_i^{1.256} \\ \mathsf{ALU} \,\square_i^{3.256} = \mathsf{ALU} \,\square_i^{2.256} \end{array} \right.$$

vi. The ALU DISPATCHER stamp remains constant:

$$\langle \mathsf{ALU} \square \rangle_{i+1} = \langle \mathsf{ALU} \square \rangle_i$$

- (c) IF STEP_FLAG $_i^0$ =0 AND STEP_FLAG $_i^1$ =1 AND STEP_FLAG $_i^2$ =0:
 - i. Same constraints as for MOD: 6b, 6c, 6d, 6e,
 - ii. REM, MOD and QUOTIENT remains constant

$$\begin{cases} \mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ \mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ \\ MOD_{i+1}^{low} = MOD_i^{low} \\ MOD_{i+1}^{high} = MOD_i^{high} \\ \\ \mathsf{QUOTIENT}_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ \mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \end{cases}$$

iii. The ALU DISPATCHER stamp remains constant:

$$\langle ALU \square \rangle_{i+1} = \langle ALU \square \rangle_i$$

iv. Set next step flags:

$$\begin{cases} STEP_FLAG_{i+1}^0 = 1 \\ STEP_FLAG_{i+1}^1 = 1 \\ STEP_FLAG_{i+1}^2 = 0 \end{cases}$$

- (d) IF STEP_FLAG $_i^0$ =1 AND STEP_FLAG $_i^1$ =1 AND STEP_FLAG $_i^2$ =0:
 - i. If BIT_1_i=1 Constraint for $MOD = -ARG^{1,0,DISF}$ A. Inputs and results:

$$\begin{cases} \mathsf{ARG}_i^{0,0,low,256} = MOD_i^{low} \\ \mathsf{ARG}_i^{0,0,high,256} = MOD_i^{high} \\ \mathsf{ARG}_i^{1,0,low,256} = \mathsf{ARG}_i^{1,0,low,\mathsf{DISP}} \\ \mathsf{ARG}_i^{1,0,high,256} = \mathsf{ARG}_i^{1,0,high,\mathsf{DISP}} \\ \mathsf{OUT}^{0,low,256} = 0 \\ \mathsf{OUT}^{0,high,256} = 0 \\ \mathsf{OUT}^{0,high,256} = 0 \\ ^{\diamondsuit} \mathsf{ADD_FLAG}_i^{0,256} = 0 \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_i^{0,256} = 1 \end{cases}$$

B. **W**
$$MOD_i^{low} = \mathbf{0}$$
 and $MOD_i^{high} = \mathbf{0}$ special case for 0=-0 OVERFLOW_FLAG $^0 = 0$

C. ELSEIF
$$MOD_i^{low} \not= 0$$
 or $MOD_i^{high} \not= 0$

$$OVERFLOW_FLAG^0 = 1$$

ii. ELSEIF
$$\mathsf{BIT_1}_i{=}\mathbf{0}\ MOD = \mathsf{ARG}^{0,0,256}$$

$$\left\{ \begin{array}{l} MOD_i^{low} = \mathsf{ARG}_i^{1,0,low,\mathsf{DISP}} \\ MOD_i^{high} = \mathsf{ARG}_i^{1,0,high,\mathsf{DISP}} \end{array} \right.$$

iii. **W** BIT_0 $_i$ =1 REM = -OU $^{\mathsf{DISP}}$

A. Inputs and results:

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{REM}_{i}^{low} \\ \mathsf{ARG}_{i}^{0,0,high,256} = \mathsf{REM}_{i}^{high} \\ \\ \mathsf{ARG}_{i}^{1,0,low,256} = \mathsf{OUT}_{i}^{low,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{1,0,high,256} = \mathsf{OUT}_{i}^{high,\mathsf{DISP}} \\ \\ \mathsf{OUT}^{0,low,256} = 0 \\ \mathsf{OUT}^{0,high,256} = 0 \\ \\ \mathsf{OUT}^{0,high,256} = 0 \\ \\ \\ \diamondsuit \mathsf{ADD_FLAG}_{i}^{0,256} = 0 \\ \\ \diamondsuit \mathsf{MUL} \ \mathsf{FLAG}_{:}^{0,256} = 1 \end{cases}$$

B. \blacksquare REM_i^{low}=0 and REM_i^{high}=0

$$OVERFLOW_FLAG^0 = 0$$

C. ELSELF $\mathsf{REM}_i^{low} \not= 0$ or $\mathsf{REM}_i^{high} \not= 0$

OVERFLOW
$$FLAG^0 = 1$$

iv. ELSEIF BIT_ $0_i = 0$ REM = OUT DISP

$$\left\{ \begin{array}{l} \mathsf{REM}_i^{low} = \mathsf{OUT}_i^{low,\mathsf{DISP}} \\ \mathsf{REM}_i^{high} = \mathsf{OUT}_i^{high,\mathsf{DISP}} \end{array} \right.$$

v. Update the ALU $\square^{k,256}$, $k \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \, \square_i^{0,256} = \mathsf{ALU} \, \square_{i-1}^{3,256} + \mathsf{BIT_0} \\ \mathsf{ALU} \, \square_i^{1,256} = \mathsf{ALU} \, \square_i^{0,256} + \mathsf{BIT_1} \\ \mathsf{ALU} \, \square_i^{2,256} = \mathsf{ALU} \, \square_i^{1,256} \\ \mathsf{ALU} \, \square_i^{3,256} = \mathsf{ALU} \, \square_i^{2,256} \end{array} \right.$$

vi. Increase the ALU DISPATCHER stamp:

$$\langle \mathsf{ALU} \, \square \rangle_{i+1} = \langle \mathsf{ALU} \, \square \rangle_i + 1$$

vii. Set next step flags:

$$\left\{ \begin{array}{l} \mathsf{STEP_FLAG}_{i+1}^0 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 0 \end{array} \right.$$

9. ELSEIF \diamond SDIV_FLAG_i=1:

```
(a) The same constraints as for SMOD: 8a, 8b, 8c
```

i. IF BIT_0_i=1 and BIT_1_i=1;
$$MOD = -\mathsf{ARG}^{1,\mathsf{DISP}} \text{ and QUOTIENT} = \mathsf{OUT}^{1,\mathsf{DISP}}$$

A. Set inputs

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = MOD_{i}^{low} \\ \mathsf{ARG}_{i}^{0,0,high,256} = MOD_{i}^{high} \\ \mathsf{ARG}_{i}^{1,0,low,256} = \mathsf{ARG}_{i}^{1,low,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{1,0,high,256} = \mathsf{ARG}_{i}^{1,high,\mathsf{DISP}} \\ \mathsf{OUT}^{0,low,256} = 0 \\ \mathsf{OUT}^{0,high,256} = 0 \\ \mathsf{QUOTIENT}_{i}^{0} = \mathsf{OUT}^{low,\mathsf{DISP}} \\ \mathsf{QUOTIENT}_{i}^{1} = \mathsf{OUT}^{high,\mathsf{DISP}} \\ \\ \diamondsuit \mathsf{ADD_FLAG}_{i}^{0,256} = 1 \\ \diamondsuit \mathsf{MUL_FLAG}_{i}^{0,256} = 0 \end{cases}$$

B. **W** MOD_i^{low} =**0** and MOD_i^{high} =**0** special case for 0=-0

$$OVERFLOW_FLAG^0 = 0$$

C. ELSE $MOD_i^{low} \not= 0$ or $MOD_i^{high} \not= 0$

OVERFLOW
$$FLAG^0 = 1$$

ii. BLSEP BIT_0_i=1 and BIT_1_i=0
$$MOD = \mathsf{ARG}^{\mathsf{1},\mathsf{DISP}} \text{ and } \mathsf{QUOTIENT} = -\mathsf{OUT}^{\mathsf{1},\mathsf{DISP}}$$

A. Inputs and results:

B. **W** QUOTIENT
$$_i^0$$
=**0** and QUOTIENT $_i^1$ =**0** special case for 0=-0 OVERFLOW_FLAG 1 = 0

C. BLSEIF QUOTIENT
$$_i^0 \not= 0$$
 or QUOTIENT $_i^1 \not= 0$ OVERFLOW FLAG $^1 = 1$

iii. MARIT BIT_0_i=0 and BIT_1_i=1
$$MOD = -\mathsf{ARG}^{1,\mathsf{DISP}} \text{ and QUOTIENT} = -\mathsf{OUT}^{1,\mathsf{DISP}}$$

A. Inputs and results for MOD:

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = MOD_{i}^{low} \\ \mathsf{ARG}_{i}^{0,0,high,256} = MOD_{i}^{high} \\ \mathsf{ARG}_{i}^{1,0,low,256} = \mathsf{ARG}_{i}^{1,low,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{1,0,high,256} = \mathsf{ARG}_{i}^{1,high,\mathsf{DISP}} \\ \mathsf{OUT}^{0,low,256} = 0 \\ \mathsf{OUT}^{0,high,256} = 0 \\ \mathsf{OUT}^{0,high,256} = 0 \\ \\ ^{\diamondsuit} \mathsf{ADD_FLAG}_{i}^{0,256} = 1 \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_{i}^{0,256} = 0 \end{cases}$$

B.
$$MOD_i^{low}=0$$
 and $MOD_i^{high}=0$ special case for 0=-0

$$OVERFLOW_FLAG^0 = 0$$

C. ELSEIF
$$MOD_i^{low} \not= 0$$
 or $MOD_i^{high} \not= 0$

$$OVERFLOW_FLAG^0 = 1$$

D. Inputs and results for QUOTIENT:

$$\begin{cases} \mathsf{ARG}_{i}^{0,1,low,256} = \mathsf{QUOTIENT}_{i}^{0} \\ \mathsf{ARG}_{i}^{0,1,high,256} = \mathsf{QUOTIENT}_{i}^{1} \end{cases} \\ \mathsf{ARG}_{i}^{1,1,low,256} = \mathsf{OUT}_{i}^{low,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{1,1,high,256} = \mathsf{OUT}_{i}^{high,\mathsf{DISP}} \\ \mathsf{OUT}^{1,low,256} = 0 \\ \mathsf{OUT}^{1,low,256} = 0 \\ \mathsf{OUT}^{1,high,256} = 0 \end{cases} \\ \\ \diamondsuit{\mathsf{ADD_FLAG}_{i}^{1,256}} = 1 \\ \diamondsuit{\mathsf{MUL_FLAG}_{i}^{1,256}} = 0 \\ \end{cases}$$

OVERFLOW
$$FLAG^1 = 0$$

F. ELSEF QUOTIENT
$$\downarrow 0$$
 or QUOTIENT $\downarrow 0$

OVERFLOW
$$FLAG^1 = 1$$

iv. HARM BIT_0_i=0 and BIT_1_i=0
$$MOD = \mathsf{ARG}^{\mathsf{1},\mathsf{DISP}} \text{ and QUOTIENT} = \mathsf{OUT}^{\mathsf{1},\mathsf{DISP}}$$
 A. Set MOD and QUOTIENT

$$\begin{cases} MOD_i^{low} = \mathsf{ARG}_i^{1,low,\mathsf{DISP}} \\ MOD_i^{high} = \mathsf{ARG}_i^{1,high,\mathsf{DISP}} \\ \\ \mathsf{QUOTIENT}_i^0 = \mathsf{OUT}^{low,\mathsf{DISP}} \\ \mathsf{QUOTIENT}_i^1 = \mathsf{OUT}^{high,\mathsf{DISP}} \end{cases}$$

(c) Update $\mathsf{ALU} \,\square^{k,64}, k \in [0,3]$

$$\begin{cases} \text{ ALU} \square_i^{0,256} = \text{ALU} \square_{i-1}^{3,256} + \text{BIT_1} \\ \text{ALU} \square_i^{1,256} = \text{ALU} \square_i^{0,256} + xor(\text{BIT_0}, \text{BIT_1}) \\ \text{ALU} \square_i^{2,256} = \text{ALU} \square_i^{1,256} \\ \text{ALU} \square_i^{3,256} = \text{ALU} \square_i^{2,256} \end{cases}$$

(d) Increase the ALU DISPATCHER stamp:

$$\langle \mathsf{ALU} \, \square \rangle_{i+1} = \langle \mathsf{ALU} \, \square \rangle_i + 1$$

(e) Set next step flags:

$$\begin{cases} \mathsf{STEP_FLAG}_{i+1}^0 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 0 \end{cases}$$

10. ELSEIF MULMOD=1:

MULMOD has to satisfy the following expression:

$$\mathsf{ARG}^{0,\mathsf{DISP}} * \mathsf{ARG}^{1,\mathsf{DISP}} = \mathsf{QUOTIENT} * MOD + \mathsf{REM}; \ \mathsf{REM} < MOD$$

 $_{
m where}$

• ARG^{0,DISP}: 32 byte number

• ARG^{1,DISP}: 32 byte number

• MOD: 32 byte number

• QUOTIENT: 64 byte number

• REM: 32 byte number

Since we can't perform 64 byte arithmetic directly, we need to decompose the above expression in terms of 128 bytes:

$$\mathsf{ARG}^{0,\mathsf{DISP}} * \mathsf{ARG}^{1,\mathsf{DISP}} = x_0 + x_1 * 2^{128} + x_2 * 2^{256} + x_3 * 2^{384}$$

QUOTIENT *
$$MOD + REM = y_0 + y_1 * 2^{128} + y_2 * 2^{256} + y_3 * 2^{384}$$

and compare only the relevant limbs $x_0 = y_0, x_1 = y_1...$

In steps 0-4: decompose:

$$QUOTIENT*MOD + REM$$

$$egin{aligned} \mathsf{REM}_i^{low} &= \mathsf{OUT}^{low,\mathsf{DISP}} \ \mathsf{REM}_i^{high} &= \mathsf{OUT}^{low,HIGH} \ MOD_i^{low} &= \mathsf{ARG}_i^{2,low,\mathsf{DISP}} \ MOD_i^{high} &= \mathsf{ARG}_i^{2,high,\mathsf{DISP}} \end{aligned}$$

ii. $Register^0$

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{QUOTIENT}_{i}^{0} \\ \mathsf{ARG}_{i}^{0,0,high,256} = 0 \end{cases}$$

$$\begin{cases} \mathsf{ARG}_{i}^{1,0,low,256} = MOD_{i}^{low} \\ \mathsf{ARG}_{i}^{1,0,high,256} = 0 \end{cases}$$

$$\\ \diamondsuit \mathsf{ADD_FLAG}_{i}^{0,256} = 0$$

$$\\ \diamondsuit \mathsf{MUL_FLAG}_{i}^{0,256} = 1 \\ \mathsf{OVERFLOW_FLAG}^{0} = 0 \end{cases}$$

iii. $Register^1$

$$\begin{cases} \mathsf{ARG}_{i}^{0,1,low,256} = \mathsf{OUT}_{i}^{0,low} \\ \mathsf{ARG}_{i}^{0,1,high,256} = 0 \end{cases}$$

$$\begin{cases} \mathsf{ARG}_{i}^{1,1,low,256} = \mathsf{REM}_{i}^{low} \\ \mathsf{ARG}_{i}^{1,1,high,256} = 0 \end{cases}$$

$$\\ \diamondsuit \mathsf{ADD_FLAG}_{i}^{1,256} = 1$$

$$\diamondsuit \mathsf{MUL_FLAG}_{i}^{1,256} = 0$$

$$\mathsf{OVERFLOW_FLAG}^{1} = 0$$

iv. $Reaister^2$

$$\begin{cases} \mathsf{ARG}_{i}^{0,2,low,256} = \mathsf{QUOTIENT}_{i}^{0} \\ \mathsf{ARG}_{i}^{0,2,high,256} = 0 \end{cases}$$

$$\mathsf{ARG}_{i}^{1,2,low,256} = MOD_{i}^{high} \\ \mathsf{ARG}_{i}^{1,2,high,256} = 0$$

$$^{\diamondsuit}\mathsf{ADD_FLAG}_{i}^{2,256} = 0$$

$$^{\diamondsuit}\mathsf{MUL_FLAG}_{i}^{2,256} = 1$$

$$\mathsf{OVERFLOW_FLAG}^{2} = 0$$

v Register³

$$\begin{cases} \mathsf{ARG}_{i}^{0,3,low,256} = \mathsf{QUOTIENT}_{i}^{1} \\ \mathsf{ARG}_{i}^{0,3,high,256} = 0 \end{cases}$$

$$\mathsf{ARG}_{i}^{1,3,low,256} = MOD_{i}^{low} \\ \mathsf{ARG}_{i}^{1,3,high,256} = 0$$

$${}^{\diamondsuit}\mathsf{ADD_FLAG}_{i}^{3,256} = 0$$

$${}^{\diamondsuit}\mathsf{MUL_FLAG}_{i}^{3,256} = 1$$

$$\mathsf{OVERFLOW_FLAG}^{3} = 0$$

vi. REM, $M\overline{OD}$ and QUOTIENT remains constant

$$\begin{cases} &\mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ &\mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ &MOD_{i+1}^{low} = MOD_i^{low} \\ &MOD_{i+1}^{high} = MOD_i^{high} \\ "IENT_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ &\mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \\ &\mathsf{QUOTIENT}_{i+1}^2 = \mathsf{QUOTIENT}_i^2 \\ &\mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \end{cases}$$

vii. Update $\mathsf{ALU} \, \square^{k,64}, k \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \,\square_i^{0,256} = \mathsf{ALU} \,\square_{i-1}^{3,256} + 1 \\ \mathsf{ALU} \,\square_i^{1,256} = \mathsf{ALU} \,\square_i^{0,256} + 1 \\ \mathsf{ALU} \,\square_i^{2,256} = \mathsf{ALU} \,\square_i^{1,256} + 1 \\ \mathsf{ALU} \,\square_i^{3,256} = \mathsf{ALU} \,\square_i^{2,256} + 1 \end{array} \right.$$

viii. The ALU DISPATCHER stamp remains constant:

$$\langle \mathsf{ALU} \square \rangle_{i+1} = \langle \mathsf{ALU} \square \rangle_i$$

ix. Set next step flags:

$$\begin{cases} \mathsf{STEP_FLAG}_{i+1}^0 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 0 \end{cases}$$

- (b) IF STEP_FLAG $_i^0$ =1 AND STEP_FLAG $_i^1$ =0 AND STEP_FLAG $_i^2$ =0:
 - i. $Register^0$

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{QUOTIENT}_{i}^{1} \\ \mathsf{ARG}_{i}^{0,0,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,0,low,256} = MOD_{i}^{high} \\ \mathsf{ARG}_{i}^{1,0,high,256} = 0 \\ \\ ^{\diamondsuit}\mathsf{ADD_FLAG}_{i}^{0,256} = 0 \\ \\ ^{\diamondsuit}\mathsf{MUL_FLAG}_{i}^{0,256} = 1 \\ \mathsf{OVERFLOW_FLAG}^{0} = 0 \end{cases}$$

ii Register¹

$$\begin{split} &\mathsf{ARG}_{i}^{0,1,low,256} = \mathsf{QUOTIENT}_{i}^{2} \\ &\mathsf{ARG}_{i}^{0,1,high,256} = 0 \\ &\mathsf{ARG}_{i}^{1,1,low,256} = MOD_{i}^{low} \\ &\mathsf{ARG}_{i}^{1,1,high,256} = 0 \\ &^{\diamondsuit}\mathsf{ADD_FLAG}_{i}^{1,256} = 0 \\ &^{\diamondsuit}\mathsf{MUL_FLAG}_{i}^{1,256} = 1 \\ &\mathsf{OVERFLOW_FLAG}^{1} = 0 \end{split}$$

iii. $Register^2$

$$\begin{cases} \mathsf{ARG}_{i}^{0,2,low,256} = \mathsf{QUOTIENT}_{i}^{3} \\ \mathsf{ARG}_{i}^{0,2,high,256} = 0 \\ \mathsf{ARG}_{i}^{1,2,high,256} = MOD_{i}^{low} \\ \mathsf{ARG}_{i}^{1,2,high,256} = 0 \\ \\ ^{\lozenge}\mathsf{ADD_FLAG}_{i}^{2,256} = 0 \\ ^{\lozenge}\mathsf{MUL_FLAG}_{i}^{2,256} = 1 \\ \mathsf{OVERFLOW_FLAG}^{2} = 0 \end{cases}$$

iv. Register³

$$\begin{cases} \mathsf{ARG}_{i}^{0,3,low,256} = \mathsf{OUT}_{i-1}^{0,high,256} \\ \mathsf{ARG}_{i}^{0,3,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,3,low,256} = \mathsf{OUT}_{i-1}^{2,low,256} \\ \mathsf{ARG}_{i}^{1,3,high,256} = 0 \end{cases} \\ \overset{\diamondsuit}{\mathsf{ADD_FLAG}_{i}^{3,256}} = 0 \\ \overset{\diamondsuit}{\mathsf{MUL_FLAG}_{i}^{3,256}} = 1 \\ \mathsf{OVERFLOW_FLAG}^{3} = 0 \end{cases}$$

v. REM, MOD and QUOTIENT remains constant

$$\begin{cases} \mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ \mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ MOD_{i+1}^{low} = MOD_i^{low} \\ MOD_{i+1}^{high} = MOD_i^{high} \\ \\ \mathsf{QUOTIENT}_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ \mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \\ \mathsf{QUOTIENT}_{i+1}^2 = \mathsf{QUOTIENT}_i^2 \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \end{cases}$$

vi. Update ALU $\square^{k,64}$, $k \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \square_i^{0,256} = \mathsf{ALU} \square_{i-1}^{3,256} + 1 \\ \mathsf{ALU} \square_i^{1,256} = \mathsf{ALU} \square_i^{0,256} + 1 \\ \mathsf{ALU} \square_i^{2,256} = \mathsf{ALU} \square_i^{1,256} + 1 \\ \mathsf{ALU} \square_i^{3,256} = \mathsf{ALU} \square_i^{2,256} + 1 \end{array} \right.$$

vii. The ALU DISPATCHER stamp remains constant:

$$\langle \mathsf{ALU} \square \rangle_{i+1} = \langle \mathsf{ALU} \square \rangle_i$$

viii. Set next step flags:

$$\begin{cases} \mathsf{STEP_FLAG}_{i+1}^0 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 0 \end{cases}$$

(c) ** STEP_FLAG $_i^0$ =0 AND STEP_FLAG $_i^1$ =1 AND STEP_FLAG $_i^2$ =0:

i. $Register^0$

$$\begin{array}{l} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{OUT}_{i-2}^{3,low,256} \\ \mathsf{ARG}_{i}^{0,0,high,256} = 0 \\ \\ \mathsf{ARG}_{i}^{1,0,low,256} = \mathsf{OUT}_{i-1}^{3,low,256} \\ \mathsf{ARG}_{i}^{1,0,high,256} = 0 \\ \\ & \\ ^{\diamondsuit}\mathsf{ADD_FLAG}_{i}^{0,256} = 1 \\ & \\ ^{\diamondsuit}\mathsf{MUL_FLAG}_{i}^{0,256} = 0 \\ \\ \mathsf{OVERFLOW_FLAG}^{0} = 0 \\ \end{array}$$

ii Register¹

$$\begin{cases} \mathsf{ARG}_{i}^{0,1,low,256} = \mathsf{OUT}_{i}^{0,low,256} \\ \mathsf{ARG}_{i}^{0,1,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,1,low,256} = \mathsf{OUT}_{i-2}^{1,high,256} \\ \mathsf{ARG}_{i}^{1,1,high,256} = 0 \end{cases} \\ \diamond \mathsf{ADD_FLAG}_{i}^{1,256} = 1 \\ \diamond \mathsf{MUL_FLAG}_{i}^{1,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^{1} = 0 \end{cases}$$

iii. $Register^2$

$$\begin{cases} \mathsf{ARG}_i^{0,2,low,256} = \mathsf{OUT}_i^{1,low,256} \\ \mathsf{ARG}_i^{0,2,high,256} = 0 \end{cases} \\ \mathsf{ARG}_i^{1,2,low,256} = \mathsf{REM}_i^{high} \\ \mathsf{ARG}_i^{1,2,high,256} = 0 \end{cases}$$

$$^{\diamondsuit} \mathsf{ADD_FLAG}_i^{2,256} = 1 \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_i^{2,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^2 = 0$$

iv Registers

$$\begin{cases} \mathsf{ARG}_{i}^{0.3,low,256} = \mathsf{OUT}_{i-2}^{2,high,256} \\ \mathsf{ARG}_{i}^{0.3,high,256} = 0 \end{cases}$$

$$\mathsf{ARG}_{i}^{1,3,low,256} = \mathsf{OUT}_{i-2}^{3,high,256}$$

$$\mathsf{ARG}_{i}^{1,3,high,256} = 0$$

$$^{\lozenge} \mathsf{ADD_FLAG}_{i}^{3,256} = 1$$

$$^{\lozenge} \mathsf{MUL_FLAG}_{i}^{3,256} = 0$$

$$\mathsf{OVERFLOW_FLAG}^{3} = 0$$

v. REM. MOD and QUOTIENT remains constant

$$\begin{cases} \mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ \mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ \\ MOD_{i+1}^{low} = MOD_i^{low} \\ MOD_{i+1}^{high} = MOD_i^{high} \\ \\ \mathsf{QUOTIENT}_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ \mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \\ \mathsf{QUOTIENT}_{i+1}^2 = \mathsf{QUOTIENT}_i^2 \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \\ \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \end{cases}$$

vi. Update ALU $\square^{k,64}$, $k \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \,\square_i^{0,256} = \mathsf{ALU} \,\square_{i-1}^{3,256} + 1 \\ \mathsf{ALU} \,\square_i^{1,256} = \mathsf{ALU} \,\square_i^{0,256} + 1 \\ \mathsf{ALU} \,\square_i^{2,256} = \mathsf{ALU} \,\square_i^{1,256} + 1 \\ \mathsf{ALU} \,\square_i^{3,256} = \mathsf{ALU} \,\square_i^{2,256} + 1 \end{array} \right.$$

vii. The ALU DISPATCHER stamp remains constant:

$$\langle \mathsf{ALU} \, \square \rangle_{i+1} = \langle \mathsf{ALU} \, \square \rangle_i$$

viii. Set next step flags:

$$\left\{\begin{array}{l} \mathsf{STEP_FLAG}_{i+1}^0 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 0 \end{array}\right.$$

- (d) IF STEP_FLAG $_i^0$ =1 AND STEP_FLAG $_i^1$ =1 AND STEP_FLAG $_i^2$ =0:
 - i. $Register^0$

$$\begin{cases} \mathsf{ARG}_i^{0,0,low,256} = \mathsf{OUT}_{i-2}^{0,low,256} \\ \mathsf{ARG}_i^{0,0,high,256} = 0 \end{cases} \\ \mathsf{ARG}_i^{1,0,low,256} = \mathsf{OUT}_{i-2}^{1,low,256} \\ \mathsf{ARG}_i^{1,0,high,256} = 0 \\ \\ ^{\diamondsuit}\mathsf{ADD_FLAG}_i^{0,256} = 1 \\ ^{\diamondsuit}\mathsf{MUL_FLAG}_i^{0,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^0 = 0 \end{cases}$$

ii. $Register^1$

$$\begin{cases} \mathsf{ARG}_i^{0,1,low,256} = \mathsf{OUT}_i^{0,low,256} \\ \mathsf{ARG}_i^{0,1,high,256} = 0 \end{cases} \\ \mathsf{ARG}_i^{1,1,low,256} = \mathsf{OUT}_{i-2}^{1,high,256} \\ \mathsf{ARG}_i^{1,1,high,256} = 0 \end{cases} \\ \mathsf{ARG}_i^{1,1,high,256} = 0 \\ ^{\diamondsuit} \mathsf{ADD_FLAG}_i^{1,256} = 1 \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_i^{1,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^1 = 0 \end{cases}$$

iii. $Register^2$

$$\begin{cases} \mathsf{ARG}_{i}^{0,2,low,256} = \mathsf{OUT}_{i}^{1,low,256} \\ \mathsf{ARG}_{i}^{0,2,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,2,low,256} = \mathsf{OUT}_{i-2}^{3,high,256} + \mathsf{OUT}_{i-1}^{0,high,256} + \mathsf{OUT}_{i-1}^{1,high,256} + \mathsf{OUT}_{i-1}^{2,high,256} \\ \mathsf{ARG}_{i}^{1,2,high,256} = 0 \end{cases} \\ \diamondsuit \mathsf{ADD_FLAG}_{i}^{2,256} = 1 \\ \diamondsuit \mathsf{MUL_FLAG}_{i}^{2,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^{2} = 0 \end{cases}$$

iv. $Register^3$

$$\begin{cases} \mathsf{ARG}_{i}^{0,3,low,256} = \mathsf{OUT}_{i-2}^{0,high,256} \\ \mathsf{ARG}_{i}^{0,3,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,3,low,256} = \mathsf{OUT}_{i-2}^{1,high,256} + \mathsf{OUT}_{i-2}^{2,low,256} + \mathsf{OUT}_{i-1}^{3,high,256} + \\ \mathsf{OUT}_{i}^{0,high,256} + \mathsf{OUT}_{i}^{1,high,256} + \mathsf{OUT}_{i}^{2,high,256} \\ \mathsf{ARG}_{i}^{1,3,high,256} = 0 \end{cases} \\ \diamond \mathsf{ADD_FLAG}_{i}^{3,256} = 1 \\ \diamond \mathsf{MUL_FLAG}_{i}^{3,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^{3} = 0 \end{cases}$$

v. REM, MOD and QUOTIENT remains constant

$$\begin{cases} \mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ \mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ \\ MOD_{i+1}^{low} = MOD_i^{low} \\ MOD_{i+1}^{high} = MOD_i^{high} \\ \\ \mathsf{QUOTIENT}_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ \mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \\ \mathsf{QUOTIENT}_{i+1}^2 = \mathsf{QUOTIENT}_i^2 \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \end{cases}$$

vi. Update $ALU \square^{k,64}, k \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \,\square_i^{0,256} = \mathsf{ALU} \,\square_{i-1}^{3,256} + 1 \\ \mathsf{ALU} \,\square_i^{1,256} = \mathsf{ALU} \,\square_i^{0,256} + 1 \\ \mathsf{ALU} \,\square_i^{2,256} = \mathsf{ALU} \,\square_i^{1,256} + 1 \\ \mathsf{ALU} \,\square_i^{3,256} = \mathsf{ALU} \,\square_i^{2,256} + 1 \end{array} \right.$$

vii. REM and QUOTIENT remains constant

$$\begin{cases} \mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ \mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ MOD_{i+1}^{low} = MOD_i^{low} \\ MOD_{i+1}^{high} = MOD_i^{high} \\ \end{cases} \\ \\ \mathsf{QUOTIENT}_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ \mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \\ \mathsf{QUOTIENT}_{i+1}^2 = \mathsf{QUOTIENT}_i^2 \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \end{cases}$$

viii. The ALU DISPATCHER stamp remains constant:

$$\langle \mathsf{ALU} \square \rangle_{i+1} = \langle \mathsf{ALU} \square \rangle_i$$

ix. Set next step flags:

$$\begin{cases} \mathsf{STEP_FLAG}_{i+1}^0 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 1 \end{cases}$$

- (e) IF STEP_FLAG $_i^0$ =0 AND STEP_FLAG $_i^1$ =0 AND STEP_FLAG $_i^2$ =1:
 - i. $Register^0$

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{QUOTIENT}_{i}^{2} \\ \mathsf{ARG}_{i}^{0,0,high,256} = 0 \end{cases}$$

$$\begin{cases} \mathsf{ARG}_{i}^{1,0,low,256} = MOD_{i}^{high} \\ \mathsf{ARG}_{i}^{1,0,high,256} = 0 \end{cases}$$

$$\\ \diamondsuit \mathsf{ADD_FLAG}_{i}^{0,256} = 0$$

$$\\ \diamondsuit \mathsf{MUL_FLAG}_{i}^{0,256} = 1 \\ \mathsf{OVERFLOW_FLAG}^{0} = 0 \end{cases}$$

ii. $Register^1$ check: REM < MOD

$$\begin{cases} \mathsf{ARG}_i^{0,1,low,256} = \mathsf{OUT}_{i-1}^{3,low,256} \\ \mathsf{ARG}_i^{0,1,high,256} = 0 \end{cases} \\ \mathsf{ARG}_i^{1,1,low,256} = \mathsf{OUT}_i^{0,low,256} \\ \mathsf{ARG}_i^{1,1,high,256} = 0 \\ \\ ^{\diamondsuit} \mathsf{ADD_FLAG}_i^{1,256} = 1 \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_i^{1,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^1 = 0 \end{cases}$$

iii.
$$Register^2$$

$$\begin{cases} \mathsf{ARG}_{i}^{0,2,low,256} = \mathsf{REM}_{i}^{low} \\ \mathsf{ARG}_{i}^{0,2,high,256} = \mathsf{REM}_{i}^{high} \\ Ras_{i}^{2,low,256} = MOD^{low} \\ Ras_{i}^{2,high,256} = MOD^{high} \\ \end{cases} \\ \overset{\diamondsuit}{\mathsf{ADD_FLAG}_{i}^{2,256}} = 1 \\ \overset{\diamondsuit}{\mathsf{MUL_FLAG}_{i}^{2,256}} = 0 \\ \mathsf{OVERFLOW_FLAG}^{2} = 0 \\ \end{cases}$$

iv. Update $\overline{\mathsf{ALUD}^{k,64}}, k \in [0, 3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \, \square_i^{0.256} = \mathsf{ALU} \, \square_{i-1}^{3.256} + 1 \\ \mathsf{ALU} \, \square_i^{1.256} = \mathsf{ALU} \, \square_i^{0.256} + 1 \\ \mathsf{ALU} \, \square_i^{2.256} = \mathsf{ALU} \, \square_i^{1.256} + 1 \\ \mathsf{ALU} \, \square_i^{3.256} = \mathsf{ALU} \, \square_i^{2.256} + 0 \end{array} \right.$$

v. The ALU DISPATCHER stamp remains constant:

$$\langle \mathsf{ALU} \, \square \rangle_{i+1} = \langle \mathsf{ALU} \, \square \rangle_i$$

vi. Set next step flags:

$$\begin{cases}
STEP_FLAG_{i+1}^0 = 1 \\
STEP_FLAG_{i+1}^1 = 0 \\
STEP_FLAG_{i+1}^2 = 1
\end{cases}$$

In steps 5-7: decompose:

$$\mathsf{ARG}^{0,low,\mathsf{DISP}} * \mathsf{ARG}^{1,low,\mathsf{DISP}}_{i}$$

- (f) ** STEP_FLAG $_i^0$ =1 AND STEP_FLAG $_i^1$ =0 AND STEP_FLAG $_i^2$ =1:
 - i. $Register^0$

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{ARG}_{i}^{0,low,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{0,0,high,256} = 0 \end{cases}$$

$$\mathsf{ARG}_{i}^{1,0,low,256} = \mathsf{ARG}_{i}^{1,low,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{1,0,high,256} = 0 \end{cases}$$

$$\overset{\diamondsuit}{\mathsf{ADD_FLAG}_{i}^{0,256}} = 0$$

$$\overset{\diamondsuit}{\mathsf{MUL_FLAG}_{i}^{0,256}} = 1$$

$$\mathsf{OVERFLOW_FLAG}^{0} = 0$$

ii. $Register^1$

$$\begin{cases} \mathsf{ARG}_{i}^{0,1,low,256} = \mathsf{ARG}_{i}^{0,low,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{0,1,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,1,low,256} = \mathsf{ARG}_{i}^{1,high,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{1,1,high,256} = 0 \\ ^{\diamondsuit} \mathsf{ADD_FLAG}_{i}^{1,256} = 0 \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_{i}^{1,256} = 1 \\ \mathsf{OVERFLOW_FLAG}^{1} = 0 \end{cases}$$

iii.
$$Register^2$$

$$\begin{cases} \mathsf{ARG}_{i}^{0,2,low,256} = \mathsf{ARG}_{i}^{0,high,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{0,2,high,256} = 0 \end{cases}$$

$$\mathsf{ARG}_{i}^{1,2,low,256} = \mathsf{ARG}_{i}^{1,low,\mathsf{DISP}}$$

$$\mathsf{ARG}_{i}^{1,2,high,256} = 0$$

$$^{\diamondsuit} \mathsf{ADD_FLAG}_{i}^{2,256} = 1$$

$$^{\diamondsuit} \mathsf{MUL_FLAG}_{i}^{2,256} = 0$$

$$\mathsf{OVERFLOW_FLAG}^{2} = 0$$

iv. $Register^3$

$$\begin{cases} \mathsf{ARG}_{i}^{0,3,low,256} = \mathsf{ARG}_{i}^{0,high,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{0,3,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,3,low,256} = \mathsf{ARG}_{i}^{1,high,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{1,3,high,256} = 0 \\ \\ ^{\lozenge}\mathsf{ADD_FLAG}_{i}^{3,256} = 0 \\ \\ ^{\lozenge}\mathsf{MUL_FLAG}_{i}^{3,256} = 1 \\ \mathsf{OVERFLOW_FLAG}^{3} = 0 \end{cases}$$

v. $MOD^{low}=0$ and $MOD^{high}=0$

$$\mathsf{OUT}_{i-5}^{1,low,256} = 0$$

vi. ELSEIF $MOD^{low} \not= 0$ or $MOD^{high} \not= 0$

$$\mathsf{OUT}^{0,low,256} = \mathsf{OUT}^{1,low,256}_{i-5}$$

vii. Update $\mathsf{ALU} \square^{k,64}, k \in [0,3]$

$$\begin{cases} \mathsf{ALU} \,\square_i^{0,256} = \mathsf{ALU} \,\square_{i-1}^{3,256} + 1 \\ \mathsf{ALU} \,\square_i^{1,256} = \mathsf{ALU} \,\square_i^{0,256} + 1 \\ \mathsf{ALU} \,\square_i^{2,256} = \mathsf{ALU} \,\square_i^{1,256} + 1 \\ \mathsf{ALU} \,\square_i^{3,256} = \mathsf{ALU} \,\square_i^{2,256} + 1 \end{cases}$$

viii. REM, MOD and QUOTIENT remains constant

$$\begin{cases} \mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ \mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ \\ MOD_{i+1}^{low} = MOD_i^{low} \\ MOD_{i+1}^{high} = MOD_i^{high} \\ \\ \mathsf{QUOTIENT}_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ \mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \\ \mathsf{QUOTIENT}_{i+1}^2 = \mathsf{QUOTIENT}_i^2 \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \\ \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \end{cases}$$

ix. The ALU DISPATCHER stamp remains constant:

$$\langle \mathsf{ALU} \, \square \rangle_{i+1} = \langle \mathsf{ALU} \, \square \rangle_i$$

x. Set next step flags:

$$\left\{\begin{array}{l} \mathsf{STEP_FLAG}_{i+1}^0 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 1 \end{array}\right.$$

(g) If STEP_FLAG_i⁰=0 AND STEP_FLAG_i¹=1 AND STEP_FLAG_i²=1:

i. $Register^0$

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{OUT}_{i-1}^{0,high,256} \\ \mathsf{ARG}_{i}^{0,0,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,0,low,256} = \mathsf{OUT}_{i-1}^{1,low,246} \\ \mathsf{ARG}_{i}^{1,0,high,256} = 0 \end{cases} \\ \diamond \mathsf{ADD_FLAG}_{i}^{0,256} = 1 \\ \diamond \mathsf{MUL_FLAG}_{i}^{0,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^{0} = 0 \end{cases}$$

ii. $Register^1$

$$\begin{cases} \mathsf{ARG}_{i}^{0,1,low,256} = \mathsf{OUT}_{i-1}^{2,low,256} \\ \mathsf{ARG}_{i}^{0,1,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,1,low,256} = \mathsf{OUT}_{i-1}^{0,low,256} \\ \mathsf{ARG}_{i}^{1,1,high,256} = 0 \end{cases} \\ \\ \diamondsuit \mathsf{ADD_FLAG}_{i}^{1,256} = 1 \\ \diamondsuit \mathsf{MUL_FLAG}_{i}^{1,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^{1} = 0 \end{cases}$$

iii Register²

$$\begin{cases} \mathsf{ARG}_{i}^{0,2,low,256} = \mathsf{OUT}_{i-1}^{1,high,256} \\ \mathsf{ARG}_{i}^{0,2,high,256} = 0 \end{cases}$$

$$\mathsf{ARG}_{i}^{1,2,low,256} = \mathsf{OUT}_{i-1}^{2,high,256}$$

$$\mathsf{ARG}_{i}^{1,2,high,256} = 0$$

$$^{\lozenge} \mathsf{ADD_FLAG}_{i}^{2,256} = 1$$

$$^{\lozenge} \mathsf{MUL_FLAG}_{i}^{2,256} = 0$$

$$\mathsf{OVERFLOW_FLAG}^{2} = 0$$

iv. $Register^3$

$$\begin{cases} \mathsf{ARG}_i^{0,3,low,256} = \mathsf{OUT}_{i-1}^{3,low,256} \\ \mathsf{ARG}_i^{0,3,high,256} = 0 \end{cases} \\ \mathsf{ARG}_i^{1,3,low,256} = \mathsf{OUT}_i^{2,low,256} \\ \mathsf{ARG}_i^{1,3,high,256} = 0 \\ \\ ^{\diamondsuit} \mathsf{ADD_FLAG}_i^{3,256} = 0 \\ \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_i^{3,256} = 1 \\ \mathsf{OVERFLOW_FLAG}^3 = 0 \end{cases}$$

v.
$$III MOD^{low} = 0$$
 and $MOD^{high} = 0$

$$OUT_{i-4}^{2,low,256} = 0$$

vi. ELSEIF $MOD^{low} \not= 0$ or $MOD^{high} \not= 0$

$$\mathsf{OUT}^{1,low,256} = \mathsf{OUT}^{2,low,256}_{i-4}$$

vii. Update $ALU \square^{k,64}, k \in [0,3]$

$$\begin{cases} \text{ ALU} \,\square_i^{0,256} = \text{ALU} \,\square_{i-1}^{3,256} + 1 \\ \text{ ALU} \,\square_i^{1,256} = \text{ALU} \,\square_i^{0,256} + 1 \\ \text{ ALU} \,\square_i^{2,256} = \text{ ALU} \,\square_i^{1,256} + 1 \\ \text{ ALU} \,\square_i^{3,256} = \text{ ALU} \,\square_i^{2,256} + 1 \end{cases}$$

viii. REM, MOD and QUOTIENT remains constant

$$\begin{cases} \mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ \mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ MOD_{i+1}^{low} = MOD_i^{low} \\ MOD_{i+1}^{high} = MOD_i^{high} \\ \\ \mathsf{QUOTIENT}_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ \mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \\ \mathsf{QUOTIENT}_{i+1}^2 = \mathsf{QUOTIENT}_i^2 \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \end{cases}$$

ix. The ALU DISPATCHER stamp remains constant:

$$\langle \mathsf{ALU}\, \square \rangle_{i+1} = \langle \mathsf{ALU}\, \square \rangle_i$$

x. Set next step flags:

$$\left\{\begin{array}{l} \mathsf{STEP_FLAG}_{i+1}^0 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 1 \end{array}\right.$$

(h) # STEP_FLAG $_i^0$ =1 AND STEP_FLAG $_i^1$ =1 AND STEP_FLAG $_i^2$ =1:

i. $Register^0$

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{OUT}_{i-1}^{0,high,256} \\ \mathsf{ARG}_{i}^{0,0,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,0,low,256} = \mathsf{OUT}_{i-1}^{1,high,256} \\ \mathsf{ARG}_{i}^{1,0,high,256} = 0 \end{cases} \\ \\ \begin{cases} \mathsf{ADD_FLAG}_{i}^{0,256} = 1 \\ \mathsf{^{\diamondsuit}MUL_FLAG}_{i}^{0,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^{0} = 0 \end{cases}$$

ii. $Register^1$

$$\begin{cases} \mathsf{ARG}_i^{0,1,low,256} = \mathsf{OUT}_{i-1}^{3,low,256} \\ \mathsf{ARG}_i^{0,1,high,256} = 0 \end{cases} \\ \mathsf{ARG}_i^{1,1,low,256} = \mathsf{OUT}_i^{0,low,256} \\ \mathsf{ARG}_i^{1,1,high,256} = 0 \\ \\ ^{\diamondsuit}\mathsf{ADD_FLAG}_i^{1,256} = 1 \\ ^{\diamondsuit}\mathsf{MUL_FLAG}_i^{1,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^1 = 0 \end{cases}$$

iii. Register²

$$\begin{cases} \mathsf{ARG}_{i}^{0,2,low,256} = \mathsf{OUT}_{i-1}^{2,high,256} + \mathsf{OUT}_{i-1}^{3,high,256} + \mathsf{OUT}_{i}^{1,high,256} \\ \mathsf{ARG}_{i}^{0,2,high,256} = 0 \end{cases}$$

$$\mathsf{ARG}_{i}^{1,2,low,256} = \mathsf{OUT}_{i-2}^{3,high,256} \\ \mathsf{ARG}_{i}^{1,2,high,256} = 0$$

$$^{\diamondsuit} \mathsf{ADD_FLAG}_{i}^{2,256} = 1$$

$$^{\diamondsuit} \mathsf{MUL_FLAG}_{i}^{2,256} = 0$$

$$\mathsf{OVERFLOW} \ \mathsf{FLAG}^{2} = 0$$

iv. IF $MOD^{low} = 0$ and $MOD^{high} = 0$

$$\left\{ \begin{array}{l} {\rm OUT}_{i-4}^{2,low,256} = 0 \\ {\rm OUT}_{i-3}^{1,low,256} = 0 \end{array} \right.$$

v. Else $MOD^{low} \neq 0$ or $MOD^{high} \neq 0$

$$\left\{ \begin{array}{l} {\sf OUT}^{1,low,256} = {\sf OUT}^{2,low,256}_{i-4} \\ {\sf OUT}^{2,low,256} = {\sf OUT}^{1,low,256}_{i-3} \end{array} \right.$$

vi. Update $\mathsf{ALU} \,\square^{k,64}, k \in [0,3]$

$$\begin{cases} \text{ ALU} \, \square_i^{0,256} = \text{ALU} \, \square_{i-1}^{3,256} + 1 \\ \text{ALU} \, \square_i^{1,256} = \text{ALU} \, \square_i^{0,256} + 1 \\ \text{ALU} \, \square_i^{2,256} = \text{ALU} \, \square_i^{1,256} + 1 \\ \text{ALU} \, \square_i^{3,256} = \text{ALU} \, \square_i^{2,256} \end{cases}$$

vii. REM, MOD and QUOTIENT remains constant

$$\begin{cases} \mathsf{REM}_{i+1}^{low} = \mathsf{REM}_i^{low} \\ \mathsf{REM}_{i+1}^{high} = \mathsf{REM}_i^{high} \\ \\ MOD_{i+1}^{low} = MOD_i^{low} \\ MOD_{i+1}^{high} = MOD_i^{high} \\ \\ \mathsf{QUOTIENT}_{i+1}^0 = \mathsf{QUOTIENT}_i^0 \\ \mathsf{QUOTIENT}_{i+1}^1 = \mathsf{QUOTIENT}_i^1 \\ \mathsf{QUOTIENT}_{i+1}^2 = \mathsf{QUOTIENT}_i^2 \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \\ \\ \mathsf{QUOTIENT}_{i+1}^3 = \mathsf{QUOTIENT}_i^3 \end{cases}$$

viii. The ALU DISPATCHER stamp remains constant:

$$\langle \mathsf{ALU}\, \square \rangle_{i+1} = \langle \mathsf{ALU}\, \square \rangle_i$$

ix. Set next step flags:

$$\begin{cases}
STEP_FLAG_{i+1}^0 = 0 \\
STEP_FLAG_{i+1}^1 = 0 \\
STEP_FLAG_{i+1}^2 = 0
\end{cases}$$

- 11. ELSE F $^{\Diamond}$ ADD MOD_FLAG_i=1:
 - (a) Same constraints as for MULMOD: 10a, 10b, 10c, 10d, 10e In step 5: decompose:

$$\mathsf{ARG}^{0,low,\mathsf{DISP}} + \mathsf{ARG}^{1,low,\mathsf{DISP}}_i$$

- (b) IF STEP_FLAG $_i^0$ =1 AND STEP_FLAG $_i^1$ =0 AND STEP_FLAG $_i^2$ =1:
 - i. $Register^0$

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{ARG}_{i}^{0,low,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{0,0,high,256} = 0 \\ \mathsf{ARG}_{i}^{1,0,low,256} = \mathsf{ARG}_{i}^{1,low,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{1,0,high,256} = 0 \\ \\ ^{\lozenge}\mathsf{ADD_FLAG}_{i}^{0,256} = 1 \\ ^{\lozenge}\mathsf{MUL_FLAG}_{i}^{0,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^{0} = 0 \end{cases}$$

ii. Register¹

$$\begin{cases} \mathsf{ARG}_{i}^{0,1,low,256} = \mathsf{ARG}_{i}^{0,high,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{0,1,high,256} = 0 \\ \\ \mathsf{ARG}_{i}^{1,1,low,256} = \mathsf{ARG}_{i}^{1,high,\mathsf{DISP}} \mathsf{ARG}_{i}^{1,1,high,256} = 0 \\ \\ \\ ^{\lozenge} \mathsf{ADD_FLAG}_{i}^{1,256} = 1 \\ ^{\lozenge} \mathsf{MUL_FLAG}_{i}^{1,256} = 0 \\ \mathsf{OVERFLOW_FLAG}^{1} = 0 \end{cases}$$

iii. $Register^2$

$$\begin{cases} \mathsf{ARG}_{i}^{0,2,low,256} = \mathsf{OUT}_{i}^{0,high,256} \\ \mathsf{ARG}_{i}^{0,2,high,256} = 0 \end{cases}$$

$$\mathsf{ARG}_{i}^{1,2,low,256} = \mathsf{OUT}_{i}^{1,low,256}$$

$$\mathsf{ARG}_{i}^{1,2,high,256} = 0$$

$$^{\diamondsuit}\mathsf{ADD_FLAG}_{i}^{2,256} = 1$$

$$^{\diamondsuit}\mathsf{MUL_FLAG}_{i}^{2,256} = 0$$

$$\mathsf{OVERFLOW_FLAG}^{2} = 0$$

iv. $Register^3$

$$\begin{cases} \mathsf{ARG}_{i}^{0,3,low,256} = \mathsf{OUT}_{i}^{1,high,256} \\ \mathsf{ARG}_{i}^{0,3,high,256} = 0 \end{cases} \\ \mathsf{ARG}_{i}^{1,3,low,256} = \mathsf{OUT}_{i}^{2,high,256} \\ \mathsf{ARG}_{i}^{1,3,high,256} = 0 \end{cases} \\ \\ \diamondsuit{\mathsf{ADD_FLAG}_{i}^{3,256}} = 1 \\ \diamondsuit{\mathsf{MUL_FLAG}_{i}^{3,256}} = 0 \\ \mathsf{OVERFLOW_FLAG}^{3} = 0 \end{cases}$$

v. IF $MOD^{low} = 0$ and $MOD^{high} = 0$

$$\left\{ \begin{array}{l} \mathsf{OUT}_{i-5}^{1,low,256} = 0 \\ \mathsf{OUT}_{i-3}^{2,low,256} = 0 \\ \mathsf{OUT}_{i-3}^{2,low,256} = 0 \end{array} \right.$$

vi. ELSEIF $\overline{MOD^{low}} \not= 0$ or $\overline{MOD^{high}} \not= 0$

$$\left\{ \begin{array}{l} \mathsf{OUT}_i^{0,low,256} = \mathsf{OUT}_{i-5}^{1,low,256} \\ \mathsf{OUT}_i^{2,low,256} = \mathsf{OUT}_{i-3}^{2,low,256} \\ \mathsf{OUT}_i^{3,low,256} = \mathsf{OUT}_{i-2}^{2,low,256} \end{array} \right.$$

vii. Update $\mathsf{ALUD}^{k,256}, k \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \,\square_i^{0,256} = \mathsf{ALU} \,\square_{i-1}^{3,256} + 1 \\ \mathsf{ALU} \,\square_i^{1,256} = \mathsf{ALU} \,\square_i^{0,256} + 1 \\ \mathsf{ALU} \,\square_i^{2,256} = \mathsf{ALU} \,\square_i^{1,256} + 1 \\ \mathsf{ALU} \,\square_i^{3,256} = \mathsf{ALU} \,\square_i^{2,256} + 1 \end{array} \right.$$

viii. The ALU DISPATCHER stamp remains constant:

$$\langle \mathsf{ALU} \square \rangle_{i+1} = \langle \mathsf{ALU} \square \rangle_i + 1$$

ix. Set next step flags:

$$\begin{cases} STEP_FLAG_{i+1}^0 = 0 \\ STEP_FLAG_{i+1}^1 = 0 \\ STEP_FLAG_{i+1}^2 = 0 \end{cases}$$

- 12. ELSEIF \Diamond EXP_FLAG_i=1:
 - (a) BIT_0 is binary:

$$BIT_0_i * BIT_0_i = BIT_0_i$$

- (b) ** STEP_COUNTER $_i$ =0: if we start a new arithmetic operation, we have to set auxiliary variables:
 - i. Initialize ACC_CARRY

$$\left\{ \begin{array}{l} \mathsf{ACC_CARRY_0}_i = \mathsf{ARG}_i^{0,low,\mathsf{DISP}} \\ \mathsf{ACC_CARRY_1}_i = \mathsf{ARG}_i^{0,high,\mathsf{DISP}} \\ \mathsf{STEP_COUNTER} = 0 \end{array} \right.$$

ii. Compute $\mathsf{OUT}_i^{0,low,256}$ and $\mathsf{OUT}_i^{0,high,256}$

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = 1 \\ \mathsf{ARG}_{i}^{0,0,high,256} = 0 \end{cases}$$

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,high,256} = 0 \\ \mathsf{ARG}_{i}^{1,0,low,256} = \mathsf{OUT}_{i}^{low,\mathsf{DISP}} \\ \mathsf{ARG}_{i}^{1,0,high,256} = \mathsf{OUT}_{i}^{high,\mathsf{DISP}} \end{cases}$$

$$\overset{\diamondsuit}{\mathsf{ADD_FLAG}_{i}^{3,256}} = 0$$

$$\overset{\diamondsuit}{\mathsf{MUL_FLAG}_{i}^{3,256}} = 1$$

iii. Update $\mathsf{ALU}\,\Box^{k,256}, k \in [0,3]$

$$\begin{cases} \text{ ALU} \square_i^{0,256} = \text{ALU} \square_{i-1}^{3,256} + 1 \\ \text{ALU} \square_i^{1,256} = \text{ALU} \square_i^{0,256} \\ \text{ALU} \square_i^{2,256} = \text{ALU} \square_i^{1,256} \\ \text{ALU} \square_i^{3,256} = \text{ALU} \square_i^{2,256} \end{cases}$$

- iv. $\langle ALU \square \rangle_{i+1} = \langle ALU \square \rangle_i$
- (c) **ELSEIF** STEP_COUNTER** $\not= 0$: if we continue the previous arithmetic operation
 - i. IF ACC_CARRY_ $0_i=0$ and IF ACC_CARRY_ $1_i=0$ computation is done:

$$\left\{ \begin{array}{l} \mathsf{OUT}_{i-1}^{0.low,256} = 1 \\ \mathsf{OUT}_{i-1}^{0.high,256} = 0 \\ \langle \mathsf{ALU} \square \rangle_{i+1} = \langle \mathsf{ALU} \square \rangle_i + 1 \end{array} \right.$$

- - A. $\langle ALU \square \rangle_{i+1} = \langle ALU \square \rangle_i$
 - B. **IF** BIT_ $0_i = 0$

square

C. ELSEIF BIT_ $0_i \not= 0$

square And Multiply

- 13. square =
 - (a) Square the inputs

$$\begin{cases} \mathsf{ARG}_{i}^{0,0,low,256} = \mathsf{OUT}_{i+1}^{0,low,256} \\ \mathsf{ARG}_{i}^{0,0,high,256} = \mathsf{OUT}_{i+1}^{0,high,256} \\ \mathsf{ARG}_{i}^{1,0,low,256} = \mathsf{OUT}_{i+1}^{0,low,256} \\ \mathsf{ARG}_{i}^{1,0,high,256} = \mathsf{OUT}_{i+1}^{0,low,256} \\ \mathsf{ARG}_{i}^{1,0,high,256} = \mathsf{OUT}_{i+1}^{0,low,256} \\ \\ ^{\Diamond} \mathsf{ADD_FLAG}_{i}^{3,256} = 0 \\ ^{\Diamond} \mathsf{MUL_FLAG}_{i}^{3,256} = 1 \end{cases}$$

(b) Update $ALU^{k,256}, k \in [0, 3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \bigcirc_{i}^{0,256} = \mathsf{ALU} \bigcirc_{i-1}^{3,256} + 1 \\ \mathsf{ALU} \bigcirc_{i}^{1,256} = \mathsf{ALU} \bigcirc_{i}^{0,256} \\ \mathsf{ALU} \bigcirc_{i}^{2,256} = \mathsf{ALU} \bigcirc_{i}^{1,256} \\ \mathsf{ALU} \bigcirc_{i}^{3,256} = \mathsf{ALU} \bigcirc_{i}^{2,256} \end{array} \right.$$

- (c) $STEP_COUNTER_{i+1} = STEP_COUNTER_i + 1$
- (d) **IF** STEP_COUNTER $_i$ =129

$$\left\{ \begin{array}{l} \mathsf{ACC_CARRY_0}_{i+1} = \mathsf{ACC_CARRY_1}_i \\ \mathsf{ACC_CARRY_0}_i = 0 \\ \mathsf{ACC_CARRY_1}_{i+1} = 0 \end{array} \right.$$

(e) ELSEIF STEP_COUNTER $_i \not= 129$

$$\mathsf{ACC_CARRY_0}_i = 2 * \mathsf{ACC_CARRY_0}_{i+1}$$

- $14. \ square And Multiply =$
 - (a) IF STEP_COUNTER $_{i+1}$ =STEP_COUNTER $_i$
 - i. Multiply the inputs

$$\begin{cases} \mathsf{ARG}_i^{0,0,low} = \mathsf{ARG}_i^{0,low,\mathsf{DISP}} \\ \mathsf{ARG}_i^{0,0,high} = \mathsf{ARG}_i^{0,high,\mathsf{DISP}} \\ \mathsf{ARG}_i^{1,0,low} = \mathsf{OUT}_i^{0,low,256} \\ \mathsf{ARG}_i^{1,0,high} = \mathsf{OUT}_i^{0,high,256} \\ \\ ^{\lozenge}\mathsf{ADD_FLAG}_i^{3,256} = 0 \\ ^{\lozenge}\mathsf{MUL_FLAG}_i^{3,256} = 1 \end{cases}$$

ii. Update ALU $\Box^{k,256}$, $k \in [0,3]$

$$\begin{cases} \mathsf{ALU} \, \square_i^{0,256} = \mathsf{ALU} \, \square_{i-1}^{3,256} + 1 \\ \mathsf{ALU} \, \square_i^{1,256} = \mathsf{ALU} \, \square_i^{0,256} \\ \mathsf{ALU} \, \square_i^{2,256} = \mathsf{ALU} \, \square_i^{1,256} \\ \mathsf{ALU} \, \square_i^{3,256} = \mathsf{ALU} \, \square_i^{2,256} \end{cases}$$

iii.

$$ACC_CARRY_0_{i+1} = ACC_CARRY_0_i$$

- (b) # STEP_COUNTER_{i+1} \neq STEP_COUNTER_i
 - i. The same as for square 13a, 13b, 13c
 - ii. # STEP_COUNTER $_i$ =129

$$\left\{ \begin{array}{l} \mathsf{ACC_CARRY_0}_{i+1} = \mathsf{ACC_CARRY_1}_i \\ \mathsf{ACC_CARRY_0}_i = 0 \\ \mathsf{ACC_CARRY_1}_{i+1} = 0 \end{array} \right.$$

iii. ELSEIF STEP_COUNTER $_i \not= 129$

$$ACC_CARRY_0_i = 2 * ACC_CARRY_0_{i+1} + 1$$

11.2 ALU 264

11.2.1 ALU256

This submodule is linked to the ALU DISPATCHER - requests for arithmetic operations are submitted by the ALU DISPATCHER to the ALU256 which, in turn, communicates with its child submodule - the ALU64, sending requests to compute 64 bit arithmetic operations. Since that the arithmetic

operations of this module may involve numbers whose size exceed the maximal field size (roughly 254 bits for the bn254 curve), the ALU256 will decompose the result of the arithmetic operation in two parts: the high and the low 128 bits (in big endian decomposition, ie the high 128 bits are the most significant bits), which will be denoted by superscripts: \cdot^{high} and \cdot^{low} . The ALU256 communicates with the ALU64 using 4 input wires: that way, every row of the ALU256 can send at most 4 different requests to the ALU64, making the computation more efficient.

To clarify a little the constraint set (in particular the way we define the requests to the ALU64), we provide here a table that details the communications between the ALU256 and the ALU64. A pair of inputs together with operation flag is called a *Register*

Step	$\parallel I_i^{0,0,64}$	$Op^{0,64}$	$\mid I_i^{1,0,64} \mid$	$I_i^{0,1,64}$	$Op^{1,64}$	$\mid I_i^{1,1,64} \mid$	$I_i^{0,2,64}$	$Op^{2,64}$	$I_i^{1,2,64}$	$I_i^{0,3,64}$	$Op^{3,64}$	$I_i^{1,3,64}$
1	A^0	×	B^0	A^0	×	B^1	A^1	×	B^0	A^0	×	B^2
2	A^1	×	B^1	A^2	×	B^0	A^0	×	B^3	A^1	×	B^2
3	A^2	×	B^1	A^3	×	B^0	A^1	×	B^3	A^2	×	B^2
4	A^3	×	B^1	A^2	×	B^3	A^3	×	B^2	A^3	×	B^3
5	R_{i-4}^1	+	C_{i-4}^0	R_{i-4}^2	+	R_i^0	C_{i-4}^1	+	C_{i-4}^2	R_{i-4}^3	+	R_{i-3}^0
6	R_{i-4}^1	+	R_{i-1}^2	C_{i-1}^{0}	+	C_{i-1}^1	R_{i-1}^3	+	R_i^0	R_i^1	+	R_i^2
7	C_{i-6}^3	+	C_{i-5}^0	R_{i-5}^2	+	C_{i-5}^1	R_{i-5}^3	+	R_{i-4}^0	R_{i-4}^1	+	R_i^0
8	R_{i-1}^1	+	R_{i-1}^2	C_{i-3}^{2}	+	C_{i-3}^3	C_{i-2}^{0}	+	$C(ADD)^0$	R_{i-1}^3	+	R_i^0
9	R_{i-1}^1	+	R_{i-1}^2	R_{i-1}^3	+	R_i^0						

Figure 11.1: Communication details between the ALU64 and the ALU256 for a multiplication, we assume here that $\mathsf{ARG}^{0,256} = A = 2^{192} \cdot A^3 + 2^{128} \cdot A^2 + 2^{64}A^1 + A^0$ and $\mathsf{ARG}^{1,256} = B = 2^{192} \cdot B^3 + 2^{128} \cdot B^2 + 2^{64}B^1 + B^0$. We also note $R := \mathsf{OUT}, C := \mathsf{CARRY_RES},$ and $C(ADD)^0 = C_{i-2}^2 + C_{i-2}^3$. Here the final result, at the last step, is given by $\mathsf{OUT}^{high} = 2^{64} \cdot R_i^1 + R_{i-3}^3$ and $\mathsf{OUT}^{low} = 2^{64} \cdot R_{i-4}^1 + R_{i-8}^0$.

Instructions treated

- ADD
- MUL

Trace columns

ALU DISPATCHER inclusion columns:

- Instruction
- $\mathsf{ARG}^{i,\{high,low\},256}, i \in [0,1]$: Contains the $i^{th}, i \in [1,2]$ input of the operation.
- OUT {high,low},256: Contains the result of the operation to be transmitted back to the ALU DISPATCHER.
- OVERFLOW_FLAG: is set iff the result of the operation has overflown
- ALU \square^{256}

ALU64 link columns:

- ALU $\square^{k,64}, k \in [0,3]$
- $^{\Diamond}$ ADD_FLAG $^{k,64}, k \in [0,3]$

- $^{\Diamond}$ MUL_FLAG k,64 , $k \in [0,3]$
- $\mathsf{ARG}i, k, 64, i \in [0, 1], k \in [0, 3]$: Contains the inputs to be transmitted to the ALU64.
- $\mathsf{OUT}^{k,64}, k \in [0,3]$: Contains the 64 bits of the result of the operation.
- CARRY_RES^{k,64}, $k \in [0,3]$: Contains the bits of the carry of the result.
- STEP_FLAG⁰, STEP_FLAG¹, STEP_FLAG², STEP_FLAG³: Encodes the step number of operation.

Arithmetic instruction flags

- [♦]ADD_FLAG²⁵⁶
- \$\dagge\$MUL_FLAG^256

Constraint set

1. ALU \Box^{256} :

$$\left\{ \begin{array}{l} \mathsf{ALU}\,\square_0^{256} = 0 \\ \mathsf{ALU}\,\square_{i+1}^{256} \in \{\mathsf{ALU}\,\square_i^{256}, 1 + \mathsf{ALU}\,\square_i^{256} \} \end{array} \right.$$

- 2. PALU $\Box_i^{256} = 0$: then the entire i-th row is null; in particular the first row is all zeros;
- 3. \blacksquare $^{\Diamond}$ ADD_FLAG²⁵⁶=1: addition
 - (a) \mathbf{IF} STEP_FLAG $_{i}^{0}$ =0 : first step
 - i. Initialize the inputs for the ALU64:

$$\begin{cases} \mathsf{ARG}_i^{j,low,256} = 2^{64} * \mathsf{ARG}_i^{j,1,64} + \mathsf{ARG}_i^{j,0,64}, j \in [0,1] \\ \mathsf{ARG}_i^{j,high,256} = 2^{64} * \mathsf{ARG}_i^{j,3,64} + \mathsf{ARG}_i^{j,2,64}, j \in [0,1] \\ \diamondsuit \mathsf{ADD_FLAG}^{k,64} = 0, \forall k \in [0,3] \\ \diamondsuit \mathsf{MUL_FLAG}^{k,64} = 1, \forall k \in [0,3] \end{cases}$$

ii. Set the step flag for the next operation

$$STEP_FLAG_{i+1} = 1$$

iii. Keep the ALU \square^{256} constant

$$\mathsf{ALU}\,\square_{i+1}^{256} = \mathsf{ALU}\,\square_{i}^{256}$$

iv. Update the $\mathsf{ALU}\,\Box^{i,64}, i \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \bigcirc_i^{0,64} = \mathsf{ALU} \bigcirc_{i-1}^{3,64} + 1 \\ \mathsf{ALU} \bigcirc_i^{1,64} = \mathsf{ALU} \bigcirc_i^{0,64} + 1 \\ \mathsf{ALU} \bigcirc_i^{2,64} = \mathsf{ALU} \bigcirc_i^{1,64} + 1 \\ \mathsf{ALU} \bigcirc_i^{3,64} = \mathsf{ALU} \bigcirc_i^{2,64} + 1 \end{array} \right.$$

(b) **ELSEIF STEP_FLAG**_i⁰=1: second step

i.
$$Register^0$$
:

$$\left\{ \begin{array}{l} \mathsf{ARG}_{i}^{0,0,64} = \mathsf{OUT}_{i-1}^{1,64} \\ \mathsf{ARG}_{i}^{1,0,64} = \mathsf{CARRY_RES}_{i-1}^{0,64} \\ \\ ^{\diamondsuit}\mathsf{ADD_FLAG}_{i}^{0,64} = 1 \\ ^{\diamondsuit}\mathsf{MUL_FLAG}_{i}^{0,64} = 0 \end{array} \right.$$

ii. $Register^1$:

$$\left\{ \begin{array}{l} \mathsf{ARG}_{i}^{0,1,64} = \mathsf{OUT}_{i-1}^{2,64} \\ \mathsf{ARG}_{i}^{1,1,64} = \mathsf{CARRY_RES}_{i-1}^{1,64} + \mathsf{CARRY_RES}_{i}^{0,64} \\ \\ ^{\lozenge}\mathsf{ADD_FLAG}_{i}^{1,64} = 1 \\ ^{\lozenge}\mathsf{MUL_FLAG}_{i}^{1,64} = 0 \end{array} \right.$$

iii. $Register^2$:

$$\left\{ \begin{array}{l} \mathsf{ARG}_i^{0,2,64} = \mathsf{OUT}_{i-1}^{3,64} \\ \mathsf{ARG}_i^{1,2,64} = \mathsf{CARRY_RES}_{i-1}^{2,64} + \mathsf{CARRY_RES}_i^{1,64} \\ \\ ^{\diamondsuit} \mathsf{ADD_FLAG}_i^{2,64} = 1 \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_i^{2,64} = 0 \end{array} \right.$$

iv. Set the result values

$$\left\{ \begin{array}{l} \mathsf{OUT}_i^{high,256} = 2^{64} * \mathsf{OUT}_i^{2,64} + Res_{i-1}^{1,64} \\ \mathsf{OUT}_i^{low,256} = 2^{64} * \mathsf{OUT}_i^{0,64} + Res_{i-1}^{0,64} \end{array} \right.$$

v. \mathbb{P} CARRY_RES_i^{2,64}+CARRY_RES_{i-1}^{3,64}=0: Do not set the overflow flag

$$\mathsf{OVERFLOW_FLAG}_i = 0$$

vi. 161 SEED CARRY_RES $_i^{2,64}$ +CARRY_RES $_{i-1}^{3,64}$ $\not=$ 0: Set the overflow flag

$$OVERFLOW_FLAG_i = 1$$

vii. Unset the step flags for the next operation

$$\begin{cases} STEP_FLAG_{i+1}^0 = 0 \\ STEP_FLAG_{i+1}^1 = 0 \\ STEP_FLAG_{i+1}^2 = 0 \end{cases}$$

viii. Increase the $\overline{\mathsf{ALU}}^{256}$

$$\mathsf{ALU}\,\square_{i+1}^{256} = \mathsf{ALU}\,\square_{i}^{256} + 1$$

ix. Update the ALU $\Box^{i,64}$, $i \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \,\square_i^{0,64} = \mathsf{ALU} \,\square_{i-1}^{3,64} + 1 \\ \mathsf{ALU} \,\square_i^{1,64} = \mathsf{ALU} \,\square_i^{0,64} + 1 \\ \mathsf{ALU} \,\square_i^{2,64} = \mathsf{ALU} \,\square_i^{1,64} + 1 \\ \mathsf{ALU} \,\square_i^{3,64} = \mathsf{ALU} \,\square_i^{2,64} \end{array} \right.$$

- 4. If $^{\Diamond}MUL_FLAG_i^{256} = 1$: multiplication
 - (a) If STEP_FLAG $^0_i=0$ AND STEP_FLAG $^1_i=0$ AND STEP_FLAG $^2_i=0$ AND STEP_FLAG $^3_i=0$: first step compute the extreme terms

i. Input values for the ALU64

$$\begin{cases} \mathsf{ARG}_i^{j,low,256} = 2^{64} * \mathsf{ARG}_i^{j,1,64} + \mathsf{ARG}_i^{j,0,64}, j \in [0,1] \\ \mathsf{ARG}_i^{j,high,256} = 2^{64} * \mathsf{ARG}_i^{j,3,64} + \mathsf{ARG}_i^{j,2,64}, j \in [0,1] \\ \diamondsuit \mathsf{ADD_FLAG}^{k,64} = 0, \forall k \in [0,3] \\ \diamondsuit \mathsf{MUL_FLAG}^{k,64} = 1, \forall k \in [0,3] \end{cases}$$

ii. Update the Update the ALU $\Box^{i,64}$, $i \in [0,3]$

$$\left\{ \begin{array}{l} \mathsf{ALU} \square_i^{0,64} = \mathsf{ALU} \square_{i-1}^{3,64} + 1 \\ \mathsf{ALU} \square_i^{1,64} = \mathsf{ALU} \square_i^{0,64} + 1 \\ \mathsf{ALU} \square_i^{2,64} = \mathsf{ALU} \square_i^{1,64} + 1 \\ \mathsf{ALU} \square_i^{3,64} = \mathsf{ALU} \square_i^{2,64} + 1 \end{array} \right.$$

iii. Keep the $\mathsf{ALU}\,\square^{256}$ constant

$$ALU \square_{i+1}^{256} = ALU \square_{i}^{256}$$

iv. Set the next step flags

$$\begin{cases} STEP_FLAG_{i+1}^{0} = 1 \\ STEP_FLAG_{i+1}^{1} = 0 \\ STEP_FLAG_{i+1}^{2} = 0 \end{cases}$$

- (b) IF STEP_FLAG 0_i =1 AND STEP_FLAG 1_i =0 AND STEP_FLAG 2_i =0 AND STEP_FLAG 3_i =0 second step
 - i. Register0:

$$\left\{ \begin{array}{l} \mathsf{ARG}_{i}^{0,0,64} = \mathsf{ARG}_{i-1}^{0,0,64} \\ \mathsf{ARG}_{i}^{1,0,64} = \mathsf{ARG}_{i-1}^{1,1,64} \\ \\ ^{\lozenge}\mathsf{ADD_FLAG}_{i}^{0,64} = 0, \\ ^{\lozenge}\mathsf{MUL_FLAG}_{i}^{0,64} = 1, \end{array} \right.$$

ii. Register1:

$$\begin{cases} \mathsf{ARG}_i^{0,1,64} = \mathsf{ARG}_{i-1}^{0,0,64} \\ \mathsf{ARG}_i^{1,1,64} = \mathsf{ARG}_{i-1}^{1,1,64} \end{cases} \\ & ^{\Diamond} \mathsf{ADD_FLAG}_i^{1,64} = 0, \\ & ^{\Diamond} \mathsf{MUL_FLAG}_i^{1,64} = 1, \end{cases}$$

iii. Register2:

$$\left\{ \begin{array}{l} \mathsf{ARG}_{i}^{0,2,64} = \mathsf{ARG}_{i-1}^{0,1,64} \\ \mathsf{ARG}_{i}^{1,2,64} = \mathsf{ARG}_{i-1}^{1,0,64} \\ \\ \diamondsuit{\mathsf{ADD_FLAG}_{i}^{2,64}} = 0, \\ \diamondsuit{\mathsf{MUL_FLAG}_{i}^{2,64}} = 1, \end{array} \right.$$

iv. Register0:

$$\begin{cases}
ARG_{i}^{0,3,64} = ARG_{i-1}^{0,0,64} \\
ARG_{i}^{1,3,64} = ARG_{i-1}^{1,2,64}
\end{cases}$$

$$\overset{\lozenge}{\wedge} ADD_FLAG_{i}^{3,64} = 0,$$

$$\overset{\lozenge}{\wedge} MULFLAG_{i}^{3,64} = 1$$

v. Set the next step flags

$$\left\{ \begin{array}{l} \mathsf{STEP_FLAG}_{i+1}^0 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 0 \end{array} \right.$$

- vi. Same constraints as 3(a)iv and 3(a)ii
- (c) IF STEP_FLAG $_i^0$ =0 AND STEP_FLAG $_i^1$ =1 AND STEP_FLAG $_i^2$ =0 AND STEP_FLAG $_i^3$ =0-third step
 - i. $Register^0$:

$$\begin{cases} \mathsf{ARG}_i^{0,0,64} = \mathsf{ARG}_{i-2}^{0,1,64} \\ \mathsf{ARG}_i^{1,0,64} = \mathsf{ARG}_{i-2}^{1,1,64} \end{cases}$$

$$\begin{cases} \diamondsuit \mathsf{ADD_FLAG}_i^{0,64} = 0, \\ \diamondsuit \mathsf{MUL_FLAG}_i^{0,64} = 1, \end{cases}$$

ii. $Register^1$

$$\begin{cases} \mathsf{ARG}_i^{0,1,64} = \mathsf{ARG}_{i-2}^{0,2,64} \\ \mathsf{ARG}_i^{1,1,64} = \mathsf{ARG}_{i-2}^{1,0,64} \\ \diamondsuit \mathsf{ADD_FLAG}_i^{1,64} = 0, \\ \diamondsuit \mathsf{MUL_FLAG}_i^{1,64} = 1, \end{cases}$$

iii. $Register^2$

$$\begin{cases} \mathsf{ARG}_i^{0,2,64} = \mathsf{ARG}_{i-2}^{0,0,64} \\ \mathsf{ARG}_i^{1,2,64} = \mathsf{ARG}_{i-2}^{1,3,64} \end{cases}$$

$$\begin{matrix} \diamondsuit \mathsf{ADD_FLAG}_i^{2,64} = 0, \\ \diamondsuit \mathsf{MUL} & \mathsf{FLAG}_i^{2,64} = 1, \end{matrix}$$

iv. $Register^3$:

$$\begin{cases} \mathsf{ARG}_i^{0,3,64} = \mathsf{ARG}_{i-2}^{0,1,64} \\ \mathsf{ARG}_i^{1,3,64} = \mathsf{ARG}_{i-2}^{1,2,64} \end{cases} \\ \diamondsuit{\mathsf{ADD_FLAG}_i^{3,64}} = 0, \\ \diamondsuit{\mathsf{MUL_FLAG}_i^{3,64}} = 1, \end{cases}$$

v. Set the next step flags

$$\left\{ \begin{array}{l} \mathsf{STEP_FLAG}_{i+1}^0 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 0 \end{array} \right.$$

- vi. Same constraints as 3(a)iv and 3(a)ii
- (d) If STEP_FLAG $_i^0$ =1 AND STEP_FLAG $_i^1$ =1 AND STEP_FLAG $_i^2$ =0 AND STEP_FLAG $_i^3$ =0: fourth step
 - i $Register^0$.

$$\begin{cases} \mathsf{ARG}_{i}^{0.0,04} = \mathsf{ARG}_{i-3}^{0.0,04} \\ \mathsf{ARG}_{i}^{1,0,64} = \mathsf{ARG}_{i-3}^{1,1,64} \\ \\ \diamond \mathsf{ADD_FLAG}_{i}^{0,64} = 0 \\ \diamond \mathsf{MUL} \ \mathsf{FLAG}_{i}^{0,64} = 1 \end{cases}$$

ii.
$$Register^1$$

$$\left\{ \begin{array}{l} \mathsf{ARG}_i^{0,1,64} = \mathsf{ARG}_{i-3}^{0,3,64} \\ \mathsf{ARG}_i^{1,1,64} = \mathsf{ARG}_{i-3}^{1,0,64} \\ \end{array} \right. \\ \left\{ \begin{array}{l} \diamondsuit \mathsf{ADD_FLAG}_i^{1,64} = 0, \\ \diamondsuit \mathsf{MUL_FLAG}_i^{1,64} = 1, \end{array} \right.$$

iii. $Register^2$:

$$\begin{cases} \mathsf{ARG}_i^{0,2,64} = \mathsf{ARG}_{i-3}^{0,1,64} \\ \mathsf{ARG}_i^{1,2,64} = \mathsf{ARG}_{i-3}^{1,3,64} \end{cases}$$

$$\begin{cases} \diamondsuit \mathsf{ADD_FLAG}_i^{2,64} = 0, \\ \diamondsuit \mathsf{MUL_FLAG}_i^{2,64} = 1, \end{cases}$$

iv. $Register^3$:

$$\left\{ \begin{array}{l} \mathsf{ARG}_{i}^{0,3,64} = \mathsf{ARG}_{i-3}^{0,2,64} \\ \mathsf{ARG}_{i}^{1,3,64} = \mathsf{ARG}_{i-3}^{1,2,64} \\ \\ ^{\lozenge}\mathsf{ADD_FLAG}_{i}^{3,64} = 0, \\ ^{\lozenge}\mathsf{MUL_FLAG}_{i}^{3,64} = 1, \end{array} \right.$$

v. Set the next step flags

$$\left\{ \begin{array}{l} \mathsf{STEP_FLAG}_{i+1}^0 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 1 \end{array} \right.$$

- vi. Same constraints as 3(a)iv and 3(a)iii
- - i. $Register^0$:

$$\begin{cases} \mathsf{ARG}_i^{0,0,64} = \mathsf{ARG}_{i-4}^{0,3,64} \\ \mathsf{ARG}_i^{1,0,64} = \mathsf{ARG}_{i-4}^{1,1,64} \end{cases} \\ & ^{\Diamond}\mathsf{ADD_FLAG}_i^{0,64} = 0, \\ & ^{\Diamond}\mathsf{MUL_FLAG}_i^{0,64} = 1, \end{cases}$$

ii. $Register^1$:

$$\begin{cases} \mathsf{ARG}_i^{0,1,64} = \mathsf{ARG}_{i-4}^{0,2,64} \\ \mathsf{ARG}_i^{1,1,64} = \mathsf{ARG}_{i-4}^{1,3,64} \\ \diamondsuit \mathsf{ADD_FLAG}_i^{1,64} = 0, \\ \diamondsuit \mathsf{MUL_FLAG}_i^{1,64} = 1, \end{cases}$$

iii. $Register^2$:

$$egin{align*} \mathsf{ARG}_{i}^{0,2,64} &= \mathsf{ARG}_{i-4}^{0,3,64} \ \mathsf{ARG}_{i}^{1,2,64} &= \mathsf{ARG}_{i-4}^{1,2,64} \ \ & \mathsf{ADD_FLAG}_{i}^{2,64} &= 0, \ & \mathsf{MUL} \ \ \mathsf{FLAG}_{i}^{2,64} &= 1, \ \ \end{pmatrix}$$

iv.
$$Register^3$$
:

$$\begin{cases} \mathsf{ARG}_i^{0,3,64} = \mathsf{ARG}_{i-4}^{0,3,64} \\ \mathsf{ARG}_i^{1,3,64} = \mathsf{ARG}_{i-4}^{1,3,64} \end{cases}$$

$$\begin{cases} \mathsf{ADD_FLAG}_i^{3,64} = 0, \\ \mathsf{MUL_FLAG}_i^{3,64} = 1, \end{cases}$$

v. Set the next step flags

$$\begin{cases} \text{STEP_FLAG}_{i+1}^0 = 1 \\ \text{STEP_FLAG}_{i+1}^1 = 0 \\ \text{STEP_FLAG}_{i+1}^2 = 1 \end{cases}$$

vi. Same constraints as 3(a)iv and 3(a)iii

- (f) ** STEP_FLAG^0_i =1 AND STEP_FLAG^1_i =0 AND STEP_FLAG^2_i =1 AND STEP_FLAG^3_i =0: sixth step
 - i. $Register^0$:

$$\begin{cases} \mathsf{ARG0}, 0, 64_i = \mathsf{OUT}_{i-4}^{1.64} \\ \mathsf{ARG}_i^{1.0,64} = \mathsf{OUT}_{i-4}^{0.64} \end{cases} \\ ^{\diamondsuit} \mathsf{ADD_FLAG}_i^{0,64} = 1, \\ ^{\diamondsuit} \mathsf{MUL_FLAG}_i^{0.64} = 0, \\$$

ii. $Register^1$:

$$\begin{cases} \mathsf{ARG}_i^{0,1,64} = \mathsf{OUT}_{i-4}^{2,64} \\ \mathsf{ARG}_i^{1,1,64} = \mathsf{OUT}_i^{0,64} \end{cases} \\ \diamondsuit{\mathsf{ADD_FLAG}_i^{1,64}} = 1, \\ \diamondsuit{\mathsf{MUL_FLAG}_i^{1,64}} = 0, \\ \end{cases}$$

iii. $Register^2$:

$$\left\{ \begin{array}{l} \mathsf{ARG}_i^{0,2,64} = \mathsf{CARRY_RES}_{i-4}^{1,64} \\ \mathsf{ARG}_i^{1,2,64} = \mathsf{CARRY_RES}_{i-4}^{2,64} \\ \\ ^{\diamondsuit}\mathsf{ADD_FLAG}_i^{2,64} = 1, \\ ^{\diamondsuit}\mathsf{MUL_FLAG}_i^{2,64} = 0, \end{array} \right.$$

iv. $Reaister^3$:

$$\begin{cases} \mathsf{ARG}_i^{0,3,64} = \mathsf{OUT}_{i-4}^{3,64} \\ \mathsf{ARG}_i^{1,3,64} = \mathsf{OUT}_{i3}^{0,64} \end{cases}$$

$$\begin{cases} \diamondsuit \mathsf{ADD_FLAG}_i^{3,64} = 1, \\ \diamondsuit \mathsf{MUL_FLAG}_i^{3,64} = 0, \end{cases}$$

v. Set the next step flags

$$\begin{cases} \text{STEP_FLAG}_{i+1}^0 = 0 \\ \text{STEP_FLAG}_{i+1}^1 = 1 \\ \text{STEP_FLAG}_{i+1}^2 = 1 \end{cases}$$

vi Same constraints as 3(a)iv and 3(a)iii

(g) IF STEP_FLAG $_i^0$ =0 AND STEP_FLAG $_i^1$ =1 AND STEP_FLAG $_i^2$ =1 AND STEP_FLAG $_i^3$ =0: seventh step

i.
$$Register^0$$
:

$$\left\{ \begin{array}{l} \mathsf{ARG}_i^{0,0,64} = \mathsf{OUT}_{i-4}^{1,64} \\ \mathsf{ARG}_i^{1,0,64} = \mathsf{OUT}_{i-1}^{2,64} \\ \\ ^{\diamondsuit}\mathsf{ADD_FLAG}_i^{0,64} = 1 \\ ^{\diamondsuit}\mathsf{MUL_FLAG}_i^{0,64} = 0 \end{array} \right.$$

ii. $Register^1$:

$$\begin{cases} \mathsf{ARG}_i^{0,1,64} = \mathsf{CARRY_RES}_{i-1}^{0,64} \\ \mathsf{ARG}_i^{1,1,64} = \mathsf{CARRY_RES}_{i-1}^{1,64} \\ & \\ ^{\lozenge}\mathsf{ADD_FLAG}_i^{1,64} = 1, \\ & ^{\lozenge}\mathsf{MUL_FLAG}_i^{1,64} = 0, \end{cases}$$

iii. $Register^2$:

$$\begin{cases} \mathsf{ARG}_i^{0,2,64} = \mathsf{OUT}_{i-1}^{3,64} \\ \mathsf{ARG}_i^{1,2,64} = \mathsf{OUT}_i^{0,64} \end{cases}$$

$$^{\lozenge} \mathsf{ADD_FLAG}_i^{2,64} = 1,$$

$$^{\lozenge} \mathsf{MUL_FLAG}_i^{2,64} = 0,$$

iv. $Register^3$

$$\left\{ \begin{array}{l} \mathsf{ARG}_{i}^{0,3,64} = \mathsf{OUT}_{i}^{1,64} \\ \mathsf{ARG}_{i}^{1,3,64} = \mathsf{OUT}_{i}^{2,64} \\ \\ ^{\lozenge}\mathsf{ADD_FLAG}_{i}^{3,64} = 1, \\ ^{\lozenge}\mathsf{MUL_FLAG}_{i}^{3,64} = 0, \end{array} \right.$$

v. Set the next step flags

$$\left\{ \begin{array}{l} \mathsf{STEP_FLAG}_{i+1}^0 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 1 \end{array} \right.$$

- vi. Same constraints as 3(a)iv and 3(a)iii
- (h) if STEP_FLAG^0=1 AND STEP_FLAG^1=1 AND STEP_FLAG^2=1 AND STEP_FLAG^3=0: eight step
 - i. $Register^0$:

ii $Register^1$.

$$\begin{cases} \mathsf{ARG}_i^{0,1,64} = \mathsf{OUT}_{i-5}^{2,64} \\ \mathsf{ARG}_i^{1,1,64} = \mathsf{CARRY_RES}_{i-5}^{1,64} \end{cases} \\ & ^{\lozenge} \mathsf{ADD_FLAG}_i^{1,64} = 1, \\ & ^{\lozenge} \mathsf{MUL_FLAG}_i^{1,64} = 0, \end{cases}$$

iii.
$$Register^2$$
:

$$\left\{ \begin{array}{l} \mathsf{ARG}_i^{0,2,64} = \mathsf{OUT}_{i-5}^{3,64} \\ \mathsf{ARG}_i^{1,2,64} = \mathsf{OUT}_{i-4}^{0,64} \\ \\ ^{\lozenge}\mathsf{ADD_FLAG}_i^{2,64} = 1 \\ ^{\lozenge}\mathsf{MUL_FLAG}_i^{2,64} = 0 \end{array} \right.$$

iv. $Register^3$

$$\begin{cases} \mathsf{ARG}_{i}^{0,3,64} = \mathsf{OUT}_{i-4}^{1,64} \\ \mathsf{ARG}_{i}^{1,3,64} = \mathsf{OUT}_{i}^{0,64} \end{cases}$$

$$\begin{cases} \diamondsuit \mathsf{ADD_FLAG}_{i}^{3,64} = 1, \\ \diamondsuit \mathsf{MUL_FLAG}_{i}^{3,64} = 0, \end{cases}$$

v. Set the next step flags

$$\begin{cases} \text{STEP_FLAG}_{i+1}^0 = 0 \\ \text{STEP_FLAG}_{i+1}^1 = 0 \\ \text{STEP_FLAG}_{i+1}^2 = 0 \end{cases}$$

- vi. Same constraints as 3(a)iv and 3(a)ii
- (i) ** STEP_FLAG*_i =0 AND STEP_FLAG*_i =0 AND STEP_FLAG*_i =0 AND STEP_FLAG*_i =1: ninth step
 - i. $Register^0$:

$$\left\{ \begin{array}{l} \mathsf{ARG}_i^{0,0,64} = \mathsf{OUT}_{i-1}^{1,64} \\ \mathsf{ARG}_i^{1,0,64} = \mathsf{OUT}_{i-1}^{2,64} \\ \\ \diamondsuit \mathsf{ADD_FLAG}_i^{0,64} = 1, \\ \diamondsuit \mathsf{MUL_FLAG}_i^{0,64} = 0, \end{array} \right.$$

ii. $Reaister^1$:

$$\begin{cases} \mathsf{ARG}_i^{0,1,64} = \mathsf{CARRY_RES}_{i-3}^{2,64} \\ \mathsf{ARG}_i^{1,1,64} = \mathsf{CARRY_RES}_{i-3}^{3,64} \end{cases} \\ \diamondsuit{\mathsf{ADD_FLAG}_i^{1,64}} = 1, \\ \diamondsuit{\mathsf{MUL_FLAG}_i^{1,64}} = 0, \\$$

iii Register²:

$$\left\{ \begin{array}{l} \mathsf{ARG}_{i}^{0,2,64} = \mathsf{CARRY_RES}_{i-2}^{0,64} \\ \mathsf{ARG}_{i}^{1,2,64} = \mathsf{CARRY_RES}_{i-2}^{2,64} + \mathsf{CARRY_RES}_{i-2}^{3,64} \\ \end{array} \right. \\ \left\{ \begin{array}{l} \diamondsuit \mathsf{ADD_FLAG}_{i}^{2,64} = 1, \\ \diamondsuit \mathsf{MUL_FLAG}_{i}^{2,64} = 0, \end{array} \right.$$

iv. $Register^3$:

$$\begin{cases} \mathsf{ARG}_{i}^{0.3,04} = \mathsf{OUT}_{i-1}^{3,04} \\ \mathsf{ARG}_{i}^{1,3,64} = \mathsf{OUT}_{i}^{0.64} \end{cases}$$

$$\ \ \, ^{\diamondsuit}\mathsf{ADD_FLAG}_{i}^{3,64} = 1, \\ \ \ \, ^{\diamondsuit}\mathsf{MUL} \ \ \, \mathsf{FLAG}_{i}^{3,64} = 0, \\$$

v. Set the next step flags

$$\left\{ \begin{array}{l} \mathsf{STEP_FLAG}_{i+1}^0 = 1 \\ \mathsf{STEP_FLAG}_{i+1}^1 = 0 \\ \mathsf{STEP_FLAG}_{i+1}^2 = 0 \end{array} \right.$$

- vi. Same constraints as 3(a)iv and 3(a)iii
- (j) IF STEP_FLAG $_i^0$ =1 AND STEP_FLAG $_i^1$ =0 AND STEP_FLAG $_i^2$ =0 AND STEP_FLAG $_i^3$ =1: tenth step
 - i. $Register^0$:

$$\begin{cases}
ARG_{i}^{0,0,64} = OUT_{i-1}^{1,64} \\
ARG_{i}^{1,0,64} = OUT_{i-1}^{2,64}
\end{cases}$$

$$\uparrow ADD_FLAG_{i}^{0,64} = 1,$$

$$\uparrow MUL_FLAG_{i}^{0,64} = 0.$$

ii. $Register^1$:

$$\begin{cases} \mathsf{ARG}_i^{0,1,64} = \mathsf{OUT}_{i-1}^{3,64} \\ \mathsf{ARG}_i^{1,1,64} = \mathsf{OUT}_i^{0,64} \end{cases} \\ \diamondsuit{\mathsf{ADD_FLAG}_i^{1,64}} = 1, \\ \diamondsuit{\mathsf{MUL_FLAG}_i^{1,64}} = 0, \\ \end{cases}$$

iii. Set the new stamps for the ALU64:

$$\left\{ \begin{array}{l} \mathsf{ALU} \square_i^{64,0} = \mathsf{ALU} \square_{i-1}^{64,3} + 1 \\ \mathsf{ALU} \square_i^{64,1} = \mathsf{ALU} \square_i^{64,0} + 1 \\ \mathsf{ALU} \square_i^{64,2} = \mathsf{ALU} \square_i^{64,0} \\ \mathsf{ALU} \square_i^{64,3} = \mathsf{ALU} \square_i^{64,0} \end{array} \right.$$

iv. Set the result values:

$$\left\{ \begin{array}{l} \mathsf{OUT}_i^{low,256} = 2^{64} * \mathsf{OUT}_{i-4}^{1,64} + \mathsf{OUT}_{i-8}^{0,64} \\ \mathsf{OUT}_i^{high,256} = 2^{64} * \mathsf{OUT}_i^{1,64} + \mathsf{OUT}_{i-3}^{0,64} \end{array} \right.$$

v. Check if the result has overflown.

```
OVERFLOW_SUM =
                                                                                                                                                                                                          \begin{array}{l} \text{CARRY\_RES}_{i-7}^{2,64}.IsNonzeroBinary() + \\ \text{CARRY\_RES}_{i-7}^{3,64}.IsNonzeroBinary() + \\ \text{OUT}_{i-6}^{2,64}.IsNonzeroBinary() + \\ \text{OUT}_{i-6}^{3,64}.IsNonzeroBinary() + \\ \text{CARRY\_RES}_{i-7}^{0,64}.IsNonzeroBinary() + \\ \text{CARRY\_RES}_{i-6}^{0,64}.IsNonzeroBinary() + \\ \text{CARRY\_RES}_{i-64}^{0,64}.IsNonzeroBinary() + \\ \text{CARRY\_RES}_{i-6
                                                                                                                                                                                                           \begin{array}{l} \mathsf{CORRY}_{i-6}.IsNonzeroBinary() + \\ \mathsf{CARRY}_{-RES}_{i-6}^{0.64}.IsNonzeroBinary() + \\ \mathsf{CARRY}_{-RES}_{i-6}^{1.64}.IsNonzeroBinary() + \\ \mathsf{CARRY}_{-RES}_{i-6}^{2.64}.IsNonzeroBinary() + \\ \mathsf{CARRY}_{-RES}_{i-6}^{3.64}.IsNonzeroBinary() + \\ \mathsf{CARRY}_{-RES}_{i-6}^{3.64}.IsNonzeroBinary() + \\ \end{array}
                                                                                                                                                                                                             \begin{array}{l} \mathsf{OUT}_{i-5}^{0.6}.IsNonzeroBinary() + \\ \mathsf{OUT}_{i-5}^{1.64}.IsNonzeroBinary() + \\ \end{array}
                                                                                                                                                                                                              OUT_{i-5}^{i-64}.IsNonzeroBinary()+
                                                                                                                                                                                                              OUT_{i-5}^{i-64}.IsNonzeroBinary()+
                                                                                                                                                                                                           \begin{array}{l} \mathsf{CARRY\_RES}_{i-5}^{0,64}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-5}^{1,64}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-5}^{2,64}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-5}^{2,64}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-5}^{3,64}.IsNonzeroBinary() + \\ \end{array}
                                                                                                                                                                                                             \begin{array}{l} \mathsf{CARRY\_RES}_{i-5}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-2}^{0.64}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-2}^{1.64}.IsNonzeroBinary() + \\ \end{array}
                                                                                                                                                                                                             \begin{array}{l} \mathsf{CARRY\_RES}_{i-2}^{}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-2}^{3,64}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-1}^{3,64}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-1}^{0,64}.IsNonzeroBinary() + \\ \end{array}
                                                                                                                                                                                                           \begin{array}{l} \mathsf{CARRY\_RES}_{i-1}^{-1}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-1}^{1.64}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-1}^{2.64}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-1}^{3.64}.IsNonzeroBinary() + \\ \mathsf{CARRY\_RES}_{i-1}^{0.64}.IsNonzeroBinary() + \\ \end{array}
                                                                                                                                                                                                              CARRY RES_{i}^{1,64}. Is Nonzero Binary ()+
        vi. # OVERFLOW_SUM=0
                                                                                                                                                                                                                                                                         OVERFLOW_FLAG_i = 0
     vii. ELSEIF OVERFLOW_SUM ≠0
                                                                                                                                                                                                                                                                         OVERFLOW FLAG_i = 1
viii. Set the next step flags
                                                                                                                                                                                                                                                                                               \mathsf{STEP\_FLAG}_{i+1}^0 = 0
```

11.3 ALU 64

11.3.1 ALU64

This submodule treats the operations transmitted by the ALU256 (MUL and ADD operations), computes the associated result and carry, and performs range checks to ensure safe 64-bit arithmetic.

Trace columns

- ◆ADD FLAG
- OMUL_FLAG

- ALU 🗆 64
- $Input^i, i \in \{0, 1\}$
- OUT
- CARRY_RES

Constraint set

• ALU \Box^{64} :

$$\left\{ \begin{array}{l} \mathsf{ALU} \,\square_0^{64} = 0 \\ \mathsf{ALU} \,\square_{i+1}^{64} \in \{\mathsf{ALU} \,\square_i^{64}, 1 + \mathsf{ALU} \,\square_i^{64} \} \end{array} \right.$$

- IF ALU $\Box_i^{64} = 0$: then the entire *i*-th row is null; in particular the first row is all zeros;
- $^{\Diamond}$ ADD_FLAG_i = 1 : addition
 - Compute the result and the carry:

$$\mathsf{ARG}_i^0 + \mathsf{ARG}_i^1 = \mathsf{OUT}_i + 2^{64} \cdot \mathsf{CARRY_RES}_i$$

- ELSEIF $^{\Diamond}$ MUL_FLAG_i = 1 : multiplication
 - Compute the result and the carry:

$$\mathsf{ARG}_i^0 \cdot \mathsf{ARG}_i^1 = \mathsf{OUT}_i + 2^{64} \cdot \mathsf{CARRY_RES}_i$$

Range constraints

 $\mathsf{ARG}^i, i \in \{0,1\}$, OUT and $\mathsf{CARRY_RES}$ should all belong to the range $[0,2^{64}[$, ie they should be composed of at most 8 bytes or 4 double-bytes.

Chapter 12

EXP dynamic gas

12.1 Exponent module

12.1.1 Introduction

The **exponent byte size module** is a tiny module which carries out a computation required to compute the dynamic gas cost of EXP instructions. It doesn't carry out EXP instructions, that is the perview of the ALU module, rather it computes the size in bytes of the exponent which is required for establishing the dynamic gas cost of EXP.

12.1.2 Columns

1. $\langle EXP \square \rangle$: imported column containing the exponentiation time stamp;

The hub contains an $\mathsf{EXP}\square$ column: it's a simple stamp colum that whose value increases by 1 every time the hub encounters an EXP instruction.

- 2. (EXPNT hi) and (EXPNT lo): imported columns containing the high and low parts of the exponent;
- 3. (SIZE): imported column containing the size in bytes of the exponent;

Given the stack pattern of the EXP instruction, $\langle \mathsf{EXPNT}^{\mathsf{hi}} \rangle$ and $\langle \mathsf{EXPNT}^{\mathsf{lo}} \rangle$ columns are imports of the (high and low part of the) third stack item's value ${}_{3}\mathsf{VAL}^{\mathsf{hi}}$ and ${}_{3}\mathsf{VAL}^{\mathsf{lo}}$. The imported $\langle \mathsf{SIZE} \rangle$ column is justified in the present module. It will be made to contain the size in bytes size of the exponent. Recall the convention for the size in bytes for an (EVM word) exponent $e \equiv (e^{\mathsf{hi}}, e^{\mathsf{lo}})$:

$$\begin{cases} \text{ if } e^{\mathsf{hi}} \neq 0 & \text{ then size} = 1 + \lfloor \log_{256}(e^{\mathsf{hi}}) \rfloor + 16 \\ \text{ if } \left(e^{\mathsf{hi}} = 0 \text{ and } e^{\mathsf{lo}} \neq 0\right) & \text{ then size} = 1 + \lfloor \log_{256}(e^{\mathsf{lo}}) \rfloor \\ \text{ if } \left(e^{\mathsf{hi}} = 0 \text{ and } e^{\mathsf{lo}} = 0\right) & \text{ then size} = 0 \end{cases}$$

- 4. DO_BYTE_DECOMPOSITION: binary column; equals 0 if and only if the exponent is zero; abbreviate to DOBD;
- 5. BYTE_1: byte column;
- 6. ACC_1: "accumulator" column; accumulates the bytes from BYTE_1;
- 7. PLATEAU_BIT: binary "pivot bit" column; abbreviated to PBIT;
- 8. COUNTER: counter colum; either hovers around zero or counts from 0 to 15; abbreviated to CT;

12.2 General constraints

12.2.1 The DOBD flag

We set the DOBD flag: $DOBD = 1 \iff$ the exponent is nonzero, i.e.:

```
 \begin{cases} &\text{HF } \left( \langle \mathsf{EXPNT^{hi}} \rangle_i = 0 \text{ and } \langle \mathsf{EXPNT^{lo}} \rangle_i = 0 \right) \text{ Then } \mathsf{DOBD}_i = 0 \\ &\text{HF } \left\langle \mathsf{EXPNT^{hi}} \rangle_i \neq 0 \text{ THEN } \mathsf{DOBD}_i = 1 \\ &\text{HF } \left\langle \mathsf{EXPNT^{lo}} \rangle_i \neq 0 \text{ THEN } \mathsf{DOBD}_i = 1 \end{cases}
```

Note that the hearbeat imposes in particular that if $\langle \mathsf{EXP} \square \rangle_i = 0$ the whole row is zero, in particular the exponent is zero.

12.2.2 Heartbeat

The hearbeat of the present module is simple: every call to it occupies 16 lines except if the exponent is 0 i.e. if $\mathsf{DOBD}_i = 0$.

```
1. \langle \mathsf{EXP} \square \rangle_0 = 0;

2. \langle \mathsf{EXP} \square \rangle is nondecreasing in the sense that \langle \mathsf{EXP} \square \rangle_{i+1} \in \{\langle \mathsf{EXP} \square \rangle_i, 1 + \langle \mathsf{EXP} \square \rangle_i \};

3. If \langle \mathsf{EXP} \square \rangle_i = 0 then (\mathsf{DOBD}_i = 0 \text{ and } \mathsf{CT}_i = 0);

4. If \langle \mathsf{EXP} \square \rangle_{i+1} \neq \langle \mathsf{EXP} \square \rangle_i then \mathsf{CT}_{i+1} = 0;

5. If \langle \mathsf{EXP} \square \rangle_i \neq 0 then \langle \mathsf{EXP} \square \rangle_{i+1} = 1 + \langle \mathsf{EXP} \square \rangle_i

(a) If \mathsf{DOBD}_i = 0 then \langle \mathsf{EXP} \square \rangle_{i+1} = 1 + \langle \mathsf{EXP} \square \rangle_i

(b) If \mathsf{DOBD}_i = 1 then

i. If \mathsf{CT}_i \neq 15 then \begin{cases} \mathsf{CT}_{i+1} &= 1 + \mathsf{CT}_i \\ \mathsf{DOBD}_{i+1} &= 1 \end{cases}
```

ii. IF
$$\mathsf{CT}_i = \mathbf{15}$$
 THEN $\langle \mathsf{EXP} \square \rangle_{i+1} = 1 + \langle \mathsf{EXP} \square \rangle_{i+1}$

6. IF $DOBD_N = 1$ THEN $CT_N = 15$.

12.2.3 Byte decomposition

We impose byte decompositions:

```
\begin{array}{l} \textbf{1. III DOBD}_i = 0 \text{ THEN BYTE\_1}_i = 0;\\\\ \textbf{2. III CT}_i = 0 \text{ THEN ACC\_1}_i = \texttt{BYTE\_1}_i;\\\\ \textbf{3. III CT}_i \neq 0 \text{ THEN ACC\_1}_i = 256 \cdot \texttt{ACC\_1}_{i-1} + \texttt{BYTE\_1}_i;\\\\ \end{array}
```

We further impose that BYTE_1 contain bytes.

12.2.4 Target constraints

We fix the target of the accumulator column:

```
1. If \mathsf{CT}_i = \mathbf{15} then  \begin{cases} \mathsf{IIC} \ \langle \mathsf{EXPNT}^\mathsf{hi} \rangle_i \neq 0 \text{ then } \mathsf{ACC}\_1_i = \langle \mathsf{EXPNT}^\mathsf{hi} \rangle_i \\ \mathsf{IIC} \ \langle \mathsf{EXPNT}^\mathsf{hi} \rangle_i = 0 \text{ then } \mathsf{ACC}\_1_i = \langle \mathsf{EXPNT}^\mathsf{lo} \rangle_i \end{cases}
```

Note that $CT_i = 15$ can only happen if $DOBD_i = 1$ (and thus $\langle EXP \square \rangle_i \neq 0$.)

12.2.5 PLATEAU_BIT constraints

The plateau bit PBIT is a binary colum. It only plays a role if the exponent is nonzero. Its purpose is to switch from 0 to 1 at the precise moment the trace encounters the leading byte of the exponent. Here are its constraints:

- 1. PBIT is a binary column i.e. $PBIT_i \cdot (1 PBIT_i) = 0$;
- 2. IF $DOBD_i = 0$ THEN $PBIT_i = 0$;
- 3. IF $DOBD_i = 1$ THEN
 - (a) If $CT_i \neq 15$ THEN $PBIT_{i+1} \in \{PBIT_i, 1 + PBIT_i\}$ i.e. $PBIT_i$ is nondecreasing within a counter cycle;
 - (b) IF $CT_i = 0$ THEN

$$\left\{ \begin{array}{l} \text{ II BYTE_} 1_i = 0 \text{ THEN PBIT}_i = 0 \\ \text{ II BYTE_} 1_i \neq 0 \text{ THEN PBIT}_i = 1 \end{array} \right.$$

(c) IF $CT_i \neq 15$ AND $PBIT_i = 0$ THEN

$$\left\{\begin{array}{l} \textbf{11''} \ \mathsf{BYTE_1}_{i+1} = 0 \ \mathtt{THEN} \ \mathsf{PBIT}_{i+1} = 0 \\ \textbf{11''} \ \mathsf{BYTE_1}_{i+1} \neq 0 \ \mathtt{THEN} \ \mathsf{PBIT}_{i+1} = 1 \end{array}\right.$$

12.2.6 $\langle SIZE \rangle$ constraints

We constrain the $\langle SIZE \rangle$ column.

- 1. IF $\mathsf{DOBD}_i = 0$ THEN $\langle \mathsf{SIZE} \rangle_i = 0$
- 2. IF $DOBD_i = 1$ THEN
 - (a) IF $CT_i = 0$ AND $PBIT_i = 1$ THEN

$$\left\{ \begin{array}{l} \text{ IF } \langle \mathsf{EXPNT^{hi}} \rangle_i \neq 0 \text{ THEN } \langle \mathsf{SIZE} \rangle_i = 32 - \mathsf{CT}_i \\ \text{ IF } \langle \mathsf{EXPNT^{hi}} \rangle_i = 0 \text{ THEN } \langle \mathsf{SIZE} \rangle_i = 16 - \mathsf{CT}_i \end{array} \right.$$

Note: by hypothesis $\mathsf{CT}_i = 0$ so we may just as well write " $\langle \mathsf{SIZE} \rangle_i = 32$ " or " $\langle \mathsf{SIZE} \rangle_i = 16$ " depending on whether $\langle \mathsf{EXPNT}^{\mathsf{hi}} \rangle_i \neq 0$ or not;

(b) IF
$$\left(\mathsf{CT}_i \neq \mathbf{15} \;\; \mathsf{AND} \; \mathsf{PBIT}_i = 0 \;\; \mathsf{AND} \; \mathsf{PBIT}_{i+1} = 1 \right)$$
 Then

$$\left\{ \begin{array}{l} \text{IIF } \langle \mathsf{EXPNT}^{\mathsf{hi}} \rangle_i \neq 0 \text{ THEN } \langle \mathsf{SIZE} \rangle_i = 32 - \mathsf{CT}_{i+1} \\ \text{IIF } \langle \mathsf{EXPNT}^{\mathsf{hi}} \rangle_i = 0 \text{ THEN } \langle \mathsf{SIZE} \rangle_i = 16 - \mathsf{CT}_{i+1} \end{array} \right.$$

Chapter 13

Address Shaving

13.1 Address shaving module

13.1.1 Introduction

The address shaving module is a tiny and very simple module whose sole purpose is to reduce mod 2^{160} stack arguments that ought to be interpreted as addresses. It is triggered by the following instructions:

1. BALANCE	4. EXTCODEHASH	7. STATICCALL
2. EXTCODESIZE	5. CALL	8. DELEGATECALL
3. EXTCODECOPY	6. CALLCODE	9. SELFDESTRUCT

These are precisely the instructions that raise the ADDRESS_SHAVING_FLAG in the hub.

13.1.2 Columns

1. $\langle SHAVE \square \rangle$: imported stamp column;

The address shaving module is activated every time an instruction which requires address shaving is loaded into the hub. Every such call increases the ADDRESS_SHAVING_STAMP (i.e. $SHAVE\square$) in the hub by 1.

- 2. (ADDR hi): imported column containing the high part of the appropriate stack argument containing the address argument of the instruction at hand;
- 3. $\langle LOW4 \rangle$: imported column containing the shaved version of the high part of the address arguement;
- 4. CT: counter column: counts continuously from 0 to 15 and resets;
- 5. BYTE_1: byte column;
- 6. ACC_1 and ACC_2: accumulator column; accumulates the bytes from BYTE_1;
- 7. PBIT: binary colum that switches from 0 to 1 when $\mathsf{CT}_i = 12$

13.2 Constraints

13.2.1 Heartbeat

The heartbeat of the address shaving module is very simple: the CT column counts from 0 to 15 unless the $\langle SHAVE\Box \rangle$ is zero, in which case it hovers at 0.

```
1. \langle \mathsf{SHAVE}\square \rangle_0 = 0
2. \langle \mathsf{SHAVE}\square \rangle_i is nondecreasing in the sense that \langle \mathsf{SHAVE}\square \rangle_{i+1} \in \{\langle \mathsf{SHAVE}\square \rangle_i, 1 + \langle \mathsf{SHAVE}\square \rangle_i\}
3. If \langle \mathsf{SHAVE}\square \rangle_i = 0 then \mathsf{CT}_i = 0
4. If \langle \mathsf{SHAVE}\square \rangle_{i+1} \neq \langle \mathsf{SHAVE}\square \rangle_i then \mathsf{CT}_{i+1} = 0
5. If \langle \mathsf{SHAVE}\square \rangle_i \neq 0 then \mathsf{CT}_{i+1} = 1 + \mathsf{CT}_i
(a) If \mathsf{CT}_i \neq 15 then \mathsf{CT}_{i+1} = 1 + \mathsf{CT}_i
(b) If \mathsf{CT}_i = 15 then \langle \mathsf{SHAVE}\square \rangle_{i+1} = 1 + \langle \mathsf{SHAVE}\square \rangle_i
6. If \langle \mathsf{SHAVE}\square \rangle_N \neq 0 then \mathsf{CT}_N = 15
```

13.2.2 PBIT contraints

The PBIT column is a binary colum that hovers around zero until CT reaches the value 12 at which point it switches to 1. The associated constraints are as follows:

```
1. PBIT is binary;

2. If \mathsf{CT}_i = 0 then \mathsf{PBIT}_i = 0;

3. If \mathsf{CT}_i \neq 0 then \mathsf{PBIT}_i \in \{\mathsf{PBIT}_{i-1}, 1 + \mathsf{PBIT}_{i-1}\};

4. If \mathsf{CT}_i = 12 then (\mathsf{PBIT}_{i-1} = 0 \text{ and } \mathsf{PBIT}_i = 1);
```

13.2.3 Byte decomposition

We impose the following byte decomposition:

```
\begin{aligned} \textbf{1. IIV } \langle \mathsf{SHAVE} \square \rangle_i &= 0 \text{ THEN BYTE\_} \mathbf{1}_i = 0; \\ \textbf{2. IIV } \mathsf{CT}_i &= 0 \text{ THEN } \\ & & \left\{ \begin{array}{l} \mathsf{ACC\_} \mathbf{1}_i &= \mathsf{BYTE\_} \mathbf{1}_i \\ \mathsf{ACC\_} \mathbf{2}_i &= 0 \end{array} \right. \\ ; \\ \textbf{3. IIV } \mathsf{CT}_i &\neq 0 \text{ THEN } \mathsf{ACC\_} \mathbf{1}_i = 256 \cdot \mathsf{ACC\_} \mathbf{1}_{i-1} + \mathsf{BYTE\_} \mathbf{1}_i \\ & \left\{ \begin{array}{l} \mathsf{ACC\_} \mathbf{1}_i &= 256 \cdot \mathsf{ACC\_} \mathbf{1}_{i-1} + \mathsf{BYTE\_} \mathbf{1}_i \\ \mathsf{ACC\_} \mathbf{2}_i &= 256 \cdot \mathsf{ACC\_} \mathbf{1}_{i-1} + \mathsf{PBIT}_i \cdot \mathsf{BYTE\_} \mathbf{1}_i \end{array} \right. \end{aligned}
```

We further impose that BYTE_1 contain bytes.

13.2.4 Target constraints

We fix the target of the accumulator column:

1. IF
$$\mathsf{CT}_i = \mathbf{15}$$
 THEN
$$\begin{cases} \langle \mathsf{ADDR}^\mathsf{hi} \rangle_i = \mathsf{ACC}_1_i \\ \langle \mathsf{LOW4} \rangle_i = \mathsf{ACC}_2_i \end{cases}$$

Bibliography

- [1] Vitalik Buterin. An Incomplete Guide to Rollups. 2021. URL: https://vitalik.ca/general/2021/01/05/rollup.html.
- [2] DeGate Team. An article to understand zkEVM, the key to Ethereum scaling. 2021. URL: https://medium.com/degate/an-article-to-understand-zkevm-the-key-to-ethereum-scaling-ff0d83c417cc.
- [3] ZK-sync official website. URL: https://zksync.io/.
- [4] Lior Goldberg, Shahar Papini, and Michael Riabzev. Cairo a Turing-complete STARK-friendly CPU architecture. Cryptology ePrint Archive, Report 2021/1063. https://ia.cr/2021/1063. 2021.
- [5] Hermez official website. URL: https://hermez.io/.
- [6] Scroll tech github repository. URL: https://github.com/scroll-tech/.
- [7] DR. Gavin Wood. "Ethereum: A secure decentralised generalised transaction ledger". In: (2022).